Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CT1611 Datasheet(PDF) 17 Page - Aeroflex Circuit Technology

Part # CT1611
Description  DMA Controller with Buffer Memory,MIL-STD-1750A Compatible
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AEROFLEX [Aeroflex Circuit Technology]
Direct Link  http://www.aeroflex.com
Logo AEROFLEX - Aeroflex Circuit Technology

CT1611 Datasheet(HTML) 17 Page - Aeroflex Circuit Technology

Back Button CT1611 Datasheet HTML 13Page - Aeroflex Circuit Technology CT1611 Datasheet HTML 14Page - Aeroflex Circuit Technology CT1611 Datasheet HTML 15Page - Aeroflex Circuit Technology CT1611 Datasheet HTML 16Page - Aeroflex Circuit Technology CT1611 Datasheet HTML 17Page - Aeroflex Circuit Technology CT1611 Datasheet HTML 18Page - Aeroflex Circuit Technology CT1611 Datasheet HTML 19Page - Aeroflex Circuit Technology CT1611 Datasheet HTML 20Page - Aeroflex Circuit Technology CT1611 Datasheet HTML 21Page - Aeroflex Circuit Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 24 page
background image
17
SCDCT1611 Rev A
6,7
TEST
FIFO Loop Tests
A. 1553 Side Loop
NO DMA occurs
B. SUBYSTEM (Microprocessor) Side Loop
1553 Side Set BUSY
FIFO Exercised via
I/O Test Trigger Load Command
and
I/O Test Trigger Unload Command
8
NO OP
NO OPERATION (Wait) when in poll mode (BC).
9
PACT
POLL ACTIVE
PACT = 1 indicates that a POLLING operation has been triggered.
10
DBCACC
RTU Dynamic Bus Controll Acceptance when set in RTU Mode, Rtu will
accept bus control request as per MIL-PRF-1553B
0 = Not Set
1 = Set
11
SSERR
Sets subsystem error flag in returned status word (RTU Mode Only).
12
BUSY
Sets busy bit in returned status word, inhibits DMA (RTU Mode only).
13
TRANSACT
TRANSFER ACTIVITY
TRANSACT = 1 indicates a Transaction has been initiated and is in progress.
14-15
SERVRQ
Sets Service Request in returned status word (RTU Mode only).
Reg. Bit
Name
Definition
Bit 7
Bit 6
Test
0
0
RESET
11
Test A
10
Test B
01
Not Valid
TEST ENABLE
TEST A/B
Bit 15
Bit 14
Flag
0
0
NOT Set
0
1
SET until reset
1
0
Set until VECTOR word is transmitted
1
1
Set until reset *
* Bit 15 is ALWAYS RESET after VECTOR Word is transmitted.
Operation Register con’t



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com