MP2617H

– SINGLE-CELL SWITCHING CHARGER WITH NVDC POWER PATH

MP2617H Rev. 1.03

www.MonolithicPower.com

28

1/15/2018

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2018 MPS. All Rights Reserved.

PCB Layout Guidelines

Efficient PCB layout is critical for specified

noise, efficiency, and stability requirements. For

best performance, follow the guidelines below.

1) Route the power stage adjacent to its

ground.

2) Minimize the high-side switching node (SW,

inductor) trace lengths in the high-current

paths and the current sense resistor trace.

3) Keep the switching node short and away

from all small control signals, especially the

feedback network.

4) Place the input capacitor as close to IN and

PGND as possible.

5) Place the output inductor close to the IC.

6)

Connect the output capacitor between the

inductor and PGND of the IC.

7) Connect the balls for the power pads (IN,

SW, SYS, BATT, and PGND) to as much

copper on the board as possible for high-

current applications.

This

improves

thermal

performance

because the board conducts heat away

from the IC.

8) Connect the PCB ground planes directly to

the return of all components through vias.

9) Place vias inside the PGND pads for the IC

if possible.

A star ground design approach is used to keep

circuit block currents isolated (high-power/low-

power small signal), which reduces noise-

coupling and ground-bounce issues. A single

ground plane with a small layout produces no

ground bounce issues, and segregating the

components

minimizes

coupling

between

signals.