Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ISL78310 Datasheet(PDF) 12 Page - Renesas Technology Corp

Part # ISL78310
Description  High Performance 1A LDO
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ISL78310 Datasheet(HTML) 12 Page - Renesas Technology Corp

Back Button ISL78310 Datasheet HTML 6Page - Renesas Technology Corp ISL78310 Datasheet HTML 7Page - Renesas Technology Corp ISL78310 Datasheet HTML 8Page - Renesas Technology Corp ISL78310 Datasheet HTML 9Page - Renesas Technology Corp ISL78310 Datasheet HTML 10Page - Renesas Technology Corp ISL78310 Datasheet HTML 11Page - Renesas Technology Corp ISL78310 Datasheet HTML 12Page - Renesas Technology Corp ISL78310 Datasheet HTML 13Page - Renesas Technology Corp ISL78310 Datasheet HTML 14Page - Renesas Technology Corp  
Zoom Inzoom in Zoom Outzoom out
 12 / 14 page
background image
ISL78310
FN7810 Rev 2.00
Page 12 of 14
November 7, 2014
Power Dissipation
The junction temperature must not exceed the range specified in
the “Recommended Operating Conditions” on page 5. The power
dissipation can be calculated by using Equation 6:
The maximum allowed junction temperature, TJ(MAX), and the
maximum expected ambient temperature, TA(MAX), will
determine the maximum allowable power dissipation, as shown
in Equation 7:
JA is the junction-to-ambient thermal resistance.
For safe operation, ensure that the power dissipation PD,
calculated from Equation 6, is less than the maximum allowable
power dissipation PD(MAX).
Heatsinking the DFN Package
The DFN package uses the copper area on the PCB as a heat-sink.
The EPAD of this package must be soldered to the copper plane
(GND plane) for heat sinking. Figure 17 shows a curve for the
JA
of the DFN package for different copper area sizes.
General Power PAD Design
Considerations
Figure 18 shows the recommended use of vias on the thermal
pad to remove heat from the IC. This typical array populates the
thermal pad footprint with vias spaced three times the radius
distance from the center of each via. Small via size is advisable,
but not to the extent that solder reflow becomes difficult.
All vias should be connected to the pad potential, with low
thermal resistance for efficient heat transfer. Complete
connection of the plated-through hole to each plane is important.
It is not recommended to use “thermal relief” patterns to connect
the vias.
PD
VIN VOUT
–
 I
OUT
VIN IGND
+
=
(EQ. 6)
PDMAX

TJMAX
 TA
–
 
JA
=
(EQ. 7)
FIGURE 17. 3mmx3mm 10 LD DFN ON 4-LAYER PCB WITH THERMAL
VIAS
JA vs EPAD-MOUNT COPPER LAND AREA ON PCB
46
44
42
40
38
36
34
2
4
6
8
10
12
14
16
18
20
22
24
EPAD-MOUNT COPPER LAND AREA ON PCB, mm2
 
FIGURE 18. PCB VIA PATTERN



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com