Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SSD1702Z Datasheet(PDF) 5 Page - List of Unclassifed Manufacturers

Part # SSD1702Z
Description  240-outputs LCD driver
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

SSD1702Z Datasheet(HTML) 5 Page - List of Unclassifed Manufacturers

  SSD1702Z Datasheet HTML 1Page - List of Unclassifed Manufacturers SSD1702Z Datasheet HTML 2Page - List of Unclassifed Manufacturers SSD1702Z Datasheet HTML 3Page - List of Unclassifed Manufacturers SSD1702Z Datasheet HTML 4Page - List of Unclassifed Manufacturers SSD1702Z Datasheet HTML 5Page - List of Unclassifed Manufacturers SSD1702Z Datasheet HTML 6Page - List of Unclassifed Manufacturers SSD1702Z Datasheet HTML 7Page - List of Unclassifed Manufacturers SSD1702Z Datasheet HTML 8Page - List of Unclassifed Manufacturers SSD1702Z Datasheet HTML 9Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 47 page
background image
SSD1702
Rev 1.1
P 5/46
Dec 2003
Solomon Systech
1. General Description
SSD1702 is a 240-outputs LCD driver capable of both COMMON or SEGMENT driving, selected by
hardware pin setting. It is designed for high resolution dot matrix type LCD panel for the use on PDA or
terminal.
SSD1702 can be used in cascade mode to support display system with more than 240 rows or columns.
In segment mode, 4-bit or 8-bit parallel input modes are available through pin selection.
2. FEATURES
BOTH SEGMENT AND COMMON MODE
Supply voltage for LC driver: +15.0 to +30.0 V
Supply voltage for logic system: +2.4 to +3.6 V
240 outputs for either common or segment driving
Pin selectable between common and segment mode
Low output impedance
Low power consumption
SEGMENT MODE
Maximum XCK clock frequency: 20 MHz (VDD = +3.0 to +3.6V)
15 MHz (VDD = +2.4 to +3.0V)
Pin selectable 4-bit or 8-bit input modes
Automatic transfer function of enable signal
Automatically stop the internal clock after counting 240 bits of input data in chip select mode
Line latch circuit reset function when DISPOFF# active
COMMON MODE
Maximum LP clock frequency: 1 MHz (VDD = +2.4 to 3.6V)
Built-in 240 bits bi-directional shift register
Single (240 bits shift register) or Dual mode (two 120 bits shift register) operations
Shift register circuit reset function when DISPOFF# active
3. ORDERING INFORMATION
Table 1 - Ordering Information
Ordering Part Number
Outerlead pitch (mm)
Package Form
Reference
Remark
SSD1702Z
N/A
Gold Bump Die
Figure 2 on
page 7
-
SSD1702T1R1
0.21
TAB
Figure 20 on
page 39
-
SSD1702T2R1
0.20
TAB
Figure 21 on
page 41
-
SSD1702T3R1
0.055
TAB
Figure 22 on
page 43
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com