AD9547BCPZ datasheet(97/106 Pages) AD

97 / 106 page

Data Sheet

AD9547

Table 142. Input Reference Status

Address

Bit

Bit Name

Description

0x0D0C

Profile selected

The control logic sets this bit when it assigns Ref A to one of the eight profiles.

[6:4]

Selected profile

The index (0 to 7) of the profile assigned to Ref A.

Note that these bits are meaningless unless Bit 7 = 1.

Valid

Ref A is valid for use (that is, it is unfaulted, and its validation timer has expired).

Fault

Ref A is not valid for use.

Fast

If Bit 7 = 1, this bit indicates that the frequency of Ref A is higher than allowed by its profile settings.

If Bit 7 = 0, this bit indicates that the frequency of Ref A is above the maximum input reference

frequency supported by the device.

Slow

If Bit 7 = 1, this bit indicates that the frequency of Ref A is lower than allowed by its profile settings.

If Bit 7 = 0, this bit indicates that the frequency of Ref A is below the minimum input reference

frequency supported by the device.

0x0D0D

[7:0]

Same as 0x0D0C but for REF AA instead of REF A.

0x0D0E

[7:0]

Same as 0x0D0C but for REF B instead of REF A.

0x0D0F

[7:0]

Same as 0x0D0C but for REF BB instead of REF A.

0x0D10

[7:0]

Unused

Unused.

0x0D11

[7:0]

0x0D12

[7:0]

0x0D13

[7:0]

Table 143. Holdover History1

Address

Bit

Bit Name

Description

0x0D14

[7:0]

Tuning word

history

Tuning word readback, Bits[7:0].

0x0D15

[7:0]

Tuning word readback, Bits[15:8].

0x0D16

[7:0]

Tuning word readback, Bits[23:16].

0x0D17

[7:0]

Tuning word readback, Bits[31:24].

0x0D18

[7:0]

Tuning word readback, Bits[39:32].

0x0D19

[7:0]

Tuning word readback, Bits[47:40].

These registers contain the current 48-bit DDS frequency tuning word generated by the tuning word history logic.

NONVOLATILE MEMORY (EEPROM) CONTROL (REGISTER 0x0E00 TO REGISTER 0x0E03)

Table 144. Write Protect

Address

Bit

Bit Name

Description

0x0E00

[7:2]

Unused

Unused.

Half rate mode

EEPROM serial communication rate.

0 (default) = 400 kHz (normal).

1 = 200 kHz.

Write enable

EEPROM write enable/protect.

0 (default) = EEPROM is write protected.

1 = EEPROM is write enabled.

Table 145. Condition

Address

Bit

Bit Name

Description

0x0E01

[7:5]

Unused

Unused.

[4:0]

Condition value

When set to a nonzero value (default = 0), these bits establish the condition for EEPROM downloads.

Rev. G | Page 97 of 106

AD9547BCPZ Datasheet(PDF) 97 Page - Analog Devices

AD9547BCPZ Datasheet(HTML) 97 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL