Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC9817 Datasheet(PDF) 5 Page - Freescale Semiconductor, Inc

Part # MPC9817
Description  Clock Generator for PowerQUICC and PowerPC Microprocessors and Microcontrollers
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC9817 Datasheet(HTML) 5 Page - Freescale Semiconductor, Inc

  MPC9817 Datasheet HTML 1Page - Freescale Semiconductor, Inc MPC9817 Datasheet HTML 2Page - Freescale Semiconductor, Inc MPC9817 Datasheet HTML 3Page - Freescale Semiconductor, Inc MPC9817 Datasheet HTML 4Page - Freescale Semiconductor, Inc MPC9817 Datasheet HTML 5Page - Freescale Semiconductor, Inc MPC9817 Datasheet HTML 6Page - Freescale Semiconductor, Inc MPC9817 Datasheet HTML 7Page - Freescale Semiconductor, Inc MPC9817 Datasheet HTML 8Page - Freescale Semiconductor, Inc  
Zoom Inzoom in Zoom Outzoom out
 5 / 8 page
background image
Advanced Clock Drivers Devices
Freescale Semiconductor
5
MPC9817
Figure 3. MPC9817 AC Test Reference (LVCMOS Outputs)
Table 7. AC Characteristics(1) (2) (VDD = 3.3 V ± 5%, TA = –40° to +85°C)
1. AC characteristics are design targets and pending characterization.
2. AC characteristics apply for parallel output termination of 50
Ω to V
TT.
Symbol
Characteristics
Min
Typ
Max
Unit
Condition
Input and Output Timing Specification
fref
Input Reference Frequency
25 MHz Input
XTAL Input
25
25
MHz
MHz
fVCO
VCO Frequency Range
—
400
—
MHz
fMCX
Output Frequency (QAx)
FSEL0, FSEL1 = 00
FSEL0, FSEL1 = 01
FSEL0, FSEL1 = 10
FSEL0, FSEL1 = 11
Output Frequency (QREFx)
25
33
50
66
25
—
—
—
—
—
MHz
MHz
MHz
MHz
MHz
PLL locked
frefPW
Reference Input Pulse Width
10
—
—
ns
@ 25 MHz
DC
Output Duty Cycle
47.5
50
52.5
%
fout
Output Frequency Accuracy
Crystal(3)
External Reference
3. Based upon recommended crystal specifications as outlined in operation section.
—
—
100
0
ppm
ppm
With recommended crystal
see Table 3
PLL Specifications
BW
PLL Closed Loop Bandwidth(4)
4. –3 dB point of PLL transfer characteristics.
500
kHz
tLOCK
Maximum PLL Lock Time
10
ms
Skew and Jitter Specifications
tsk(O)
Output-to-Output Skew (within a bank)
100
ps
tsk(O)
Output-to-Output Skew (between bank A and bank Ref)
200
FSEL0, FSEL1 = 00
tJIT(CC)
Cycle-to-Cycle Jitter
150
ps
@ 25 MHz Input Reference
QA output
tJIT(PER)
Period Jitter
100
ps
@ 25 MHz Input Reference
QA output
tr, tf
Output Rise/Fall Time
1
ns
20% to 80%
Z = 50
Ω
RT = 50 Ω
VTT
Z = 50
Ω
VTT
DUT MPC9817
Pulse
Generator
Z = 50
Ω
RT = 50 Ω



Html Pages

1 2 3 4 5 6 7 8


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com