LTC2249CUH datasheet(7/20 Pages) LINER

7 / 20 page

LTC2249

2249f

TYPICAL PERFOR A CE CHARACTERISTICS

SNR vs Input Level,

fIN = 70MHz, 2V Range

IOVDD vs Sample Rate, 5MHz Sine

Wave Input, –1dB, OVDD = 1.8V

IVDD vs Sample Rate,

5MHz Sine Wave Input, –1dB

SFDR vs Input Level,

fIN = 70MHz, 2V Range

PI FU CTIO S

AIN+ (Pin 1): Positive Differential Analog Input.

AIN- (Pin 2): Negative Differential Analog Input.

REFH (Pins 3, 4): ADC High Reference. Short together and

bypass to pins 5, 6 with a 0.1µF ceramic chip capacitor as

close to the pin as possible. Also bypass to pins 5, 6 with

an additional 2.2µF ceramic chip capacitor and to ground

with a 1µF ceramic chip capacitor.

REFL (Pins 5, 6): ADC Low Reference. Short together and

bypass to pins 3, 4 with a 0.1µF ceramic chip capacitor as

close to the pin as possible. Also bypass to pins 3, 4 with

an additional 2.2µF ceramic chip capacitor and to ground

with a 1µF ceramic chip capacitor.

VDD (Pins 7, 32): 3V Supply. Bypass to GND with 0.1µF

ceramic chip capacitors.

GND (Pin 8): ADC Power Ground.

CLK (Pin 9): Clock Input. The input sample starts on the

positive edge.

SHDN (Pin 10): Shutdown Mode Selection Pin. Connect-

ing SHDN to GND and OE to GND results in normal

INPUT LEVEL (dBFS)

–50

–60

–70

–20

2249 G13

–40

–30

dBFS

dBc

–10

INPUT LEVEL (dBFS)

–80

dBc

dBFS

100

2249 G14

–60

–40

–20

120

110

100dBc SFDR

REFERENCE LINE

SAMPLE RATE (Msps)

2249 G15

90 100

20 30

2V RANGE

1V RANGE

SAMPLE RATE (Msps)

2249 G16

90 100

20 30

LTC2249CUH Datasheet(PDF) 7 Page - Linear Technology

LTC2249CUH Datasheet(HTML) 7 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

Datasheet Download

Link URL