Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

NJU3430 Datasheet(PDF) 7 Page - New Japan Radio

Part # NJU3430
Description  16-CHARACTER 1-LINE DOT MATRIX VFD CONTROLLER DRIVER
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NJRC [New Japan Radio]
Direct Link  http://www.jrc.co.jp/eng/index.html
Logo NJRC - New Japan Radio

NJU3430 Datasheet(HTML) 7 Page - New Japan Radio

Back Button NJU3430 Datasheet HTML 3Page - New Japan Radio NJU3430 Datasheet HTML 4Page - New Japan Radio NJU3430 Datasheet HTML 5Page - New Japan Radio NJU3430 Datasheet HTML 6Page - New Japan Radio NJU3430 Datasheet HTML 7Page - New Japan Radio NJU3430 Datasheet HTML 8Page - New Japan Radio NJU3430 Datasheet HTML 9Page - New Japan Radio NJU3430 Datasheet HTML 10Page - New Japan Radio NJU3430 Datasheet HTML 11Page - New Japan Radio Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 18 page
background image
NJU3430
NJU3430
(3)Instruction
(3)Instruction
Each instruction is shown in the Table 3. The data should be written to the RAM continuously after the RAM
Each instruction is shown in the Table 3. The data should be written to the RAM continuously after the RAM
address set. The order of data writing is MSB first.
address set. The order of data writing is MSB first.
Table 3. Table of Instruction
Table 3. Table of Instruction
INSTRUCTION
MSB
Serial Data
LSB
D E S C R I P T I O N
RS
B7
B6
B5
B4
B3
B2
B1
B0
Maker Test
0
0
0
0
0
0
0
0
0
Output Port
Set
0
0
0
0
0
0
0
1
P1 Output Port Control
Display On/Off
0
0
0
0
0
0
1
M
D
Set the Display On/Off (Character and Icon)
Display
Duty Set
0
0
0
0
0
1
D2
D1
D0 Set the Contrast Control
Display Shift
0
0
0
0
1
0
LR
M
D
Set the Display Shift (Character and Icon)
Display
Blink
Set
0
0
0
1
B2
B1
B0
M
D
Set the Blink Interval (Character and Icon)
Display
Digits
Set
0
0
1
0
0
0
C2
C1
C0 Set the Display Digits (9 to 16 degits)
RAM
Address
Set
0
1
0
0
0
AD3
AD2
AD1 AD0
Set the RAM Address
(AD0 to AD3 : DD RAM)
(AM0 to AM3 : MK RAM)
(AC0 to AC5 : CG RAM)
0
0
1
AM3
AM2
AM1
AM0
1
AC5
AC4
AC3
AC2
AC1 AC0
Write Data
to
RAM
1
SD7
SD6
SD5
SD4
SD3
SD2
SD1 SD0
After the RAM Address Set, the data should
be written to RAM
(SD0 to SD7 : DD RAM)
(SM0 to SM1 : MK RAM)
(SC0 to SC4 : CG RAM)
0
0
0
0
0
0
SM1
SM0
0
0
0
SC4
SC3
SC2
SC1 SC0
*Instruction is executed within 32uS from the rise edge of the Chip Select CS Signal. (at f
*Instruction is executed within 32uS from the rise edge of the Chip Select CS Signal. (at fOSC
OSC
=250kHz)
=250kHz)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com