Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PD780C Datasheet(PDF) 10 Page - NEC

Part # PD780C
Description  HIGH·PERFORMANCE CP/M® ·COMPATIBLE NMOS 8·BIT MICROPROCESSOR
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NEC [NEC]
Direct Link  http://www.nec.com/
Logo NEC - NEC

PD780C Datasheet(HTML) 10 Page - NEC

Back Button PD780C Datasheet HTML 6Page - NEC PD780C Datasheet HTML 7Page - NEC PD780C Datasheet HTML 8Page - NEC PD780C Datasheet HTML 9Page - NEC PD780C Datasheet HTML 10Page - NEC PD780C Datasheet HTML 11Page - NEC PD780C Datasheet HTML 12Page - NEC PD780C Datasheet HTML 13Page - NEC PD780C Datasheet HTML 14Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 24 page
background image
",PD780
NEe
Timing Waveforms (cont)
Interrupt Reques t/Acknowledge Cycle
Last
M Cycle
ofInstruction
LastTState
T1
T2
Tw
Ao-A15
M,
WAIT
-
- ---,- - --- ----
-
----1
--
-
-
--
--
- --
------
RD
�--�'------
-
--
:: :::
1
I,
Input and Output Cycles
In 110 operations, a single wait state (Tw) is automat­
ically included to provide adequate time for an 110 port
to decode the address from the port address lines and
initiate a wait condition if needed.
Opcode Fetch Instruction Cycle
At the beginning of the cycle, the contents of the pro­
gram counter are placed on the address bus. After ap­
proximately one-half cycle, MREQ is asserted and its
falling edge can be used directly by the external mem­
ory as a chip enable signal. The data from the exter­
nal memory can be gated onto the data bus when RD
is asserted. The CPU reads the data at the rising edge
of T3' During T3 and T4, external dynamic memory is
refreshed while the instruction is decoded and exe­
cuted. The assertion of RFSH indicates that the ex­
ternal dynamic memory requires a refresh read.
4-12
Memory Read or Write Cycles
In read and write operations, the MREQ and RD
signals function the same as they do in opcode fetch
operations. In a write operation MREQis asserted and
can be used directly by external memory as a chip
enable signal when information on the address bus
is stable. The WR signal is used as a write strobe to
almost any type of semiconductor memory, and is
asserted when data on the data bus is stable.
Interrupt Request/Acknowledge Cycle
The interrupt signal is sampled at the rising edge of
the final clock pulse at the end of an instruction.
When an interrupt is accepted, an Ml cycle is begun.
Instead of MREQ, 10RQis asserted during this cycle
to indicate that an 8-bit vector address can be placed
on the data bus by the interrupting device. This cycle
includes the automatic addition of two wait states to
facilitate the implementation of a daisy-chain priori­
ty interrupt protocol.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com