| Electronic Components Datasheet Search |
|
LD5530RGL Datasheet(PDF) 11 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
LD5530RGL Datasheet(HTML) 11 Page - List of Unclassifed Manufacturers |
|
11 / 16 page ![]() LD5530R 11 Leadtrend Technology Corporation LD5530R-DS-01 Oct. 2013 Adjustable Over Current Compensation (CS/OVP Pin) In general, the power converter can deliver more current at high input voltage than at low input voltage. To compensate this, an offset voltage is added to the CS signal by an internal current source (IOCP) and an external resistor (ROCP) in series between the sense resistor (Rs) and the CS/OVP pin, as shown in Fig. 17. By selecting a proper value of the resistor in series with the CS pin, the amount of compensation can be adjusted. The value of IOCP depends on the duty cycle of OUT pin. The equation of IOCP is decreased as: ) 125 . 0 Duty ( uA 240 ) 625 . 0 Duty ( uA 0 ) 625 . 0 Duty 125 . 0 ( uA 480 ) Duty 625 . 0 ( IOCP In light load conditions, the offset should be removed since it is in same order of magnitude as the current sense signal. Therefore the compensation current is only fully added when the COMP voltage is higher than 2.9V. ROCP:470~1.2k; COCP:47pF~390pF 0.85V OCP Comparator V BIAS Duty/VCOMP OUT LEB ROCP RS CS/OVP IOCP COCP Fig. 17 Output Over Voltage Protection (CS/OVP Pin) - Auto Recovery An output overvoltage protection is implemented in the LD5530R, as shown in Fig. 18 and 19. It senses the auxiliary voltage via the divided resistors. The auxiliary winding voltage is reflected from secondary winding and therefore the flat voltage on the CS/OVP pin is proportional to the output voltage. LD5530R can sample this flat voltage level after a delay time to perform output over voltage protection. This delay time is used to ignore the voltage ringing from leakage inductance of PWM transformer. The sampling voltage level is compared with internal threshold voltage 0.2V. If the sampling voltage exceeds the OVP trip level, an internal counter starts counting subsequent OVP events. The counter has been added to prevent incorrect OVP detection which might occur during ESD or lightning events. However, when typically 8 cycles of subsequent OVP events are detected, the OVP circuit switches the power MOSFET off. As the protection is auto recovery, the converter restarts after the VCC is lower than UVLO OFF level and then recharge to UVLO ON. ROCP RS CS AUX 0.2V OUT Sample Delay Debouce 8 cycle OVP Fig. 18 Delay Sample Out AUX Winding CS/OVP Fig. 19 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |