| Electronic Components Datasheet Search |
|
UPD8872 Datasheet(PDF) 3 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD8872 Datasheet(HTML) 3 Page - NEC |
|
3 / 24 page ![]() Data Sheet S15330EJ3V0DS 3 µ PD8872 PIN CONFIGURATION (Top View) CCD linear image sensor 22-pin plastic DIP (10.16 mm (400)) • µ PD8872CY Caution Connect the No connection pins (NC) to GND. 1 2 3 4 5 6 7 8 9 10 11 NC No connection Last stage shift register clock 2 VOUT2 Output signal 2 (Green) VOUT1 Output signal 1 (Blue) NC No connection 1 φ Shift register clock 1 2 φ 2L φ Shift register clock 2 VOUT3 Output signal 3 (Red) GND Ground NC No connection NC No connection NC No connection TG1 φ Transfer gate clock 1 (for Blue) TG3 φ Transfer gate clock 3 (for Red) Output drain voltage VOD Shift register clock 1 1 φ Shift register clock 2 2 φ GND Ground Reset gate clock RB φ Reset feed-through level clamp clock CLB φ 1L φ Last stage shift register clock 1 Transfer gate clock 2 (for Green) TG2 φ 22 21 20 19 18 17 16 15 14 13 12 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |