| Electronic Components Datasheet Search |
|
SAM5708B Datasheet(PDF) 24 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
SAM5708B Datasheet(HTML) 24 Page - List of Unclassifed Manufacturers |
|
24 / 89 page ![]() SAM5708B SAM5708B.pdf – Rev 14/05/2018 24 © 2015-2018 Dream S.A.S., France Pin name Pin# Type Mem Cfg Description RX_ER 60 In MEM 6 RMII Receive Error Output from the Ethernet PHY. XCLBD1 60 In MEM 6 Optional clock bit for digital audio inputs DAAD[7:0]. Used for sampling rate conversion, for external incoming digital audio. P8.2_IntB 60 I/O MEM 6 General purpose I/O pin. External Interrupt source IntB. RXD0 56 In MEM 6 RMII Receive Data Output 0 from the Ethernet PHY. DAAD6 56 In MEM 6 Stereo audio digital input 6, I2S or MSB format. Can operate on CLBD master rate or XCLBD external rate. P8.3 56 I/O MEM 6 General purpose I/O pin. RXD1 57 In MEM 6 RMII Receive Data Output 1 from the Ethernet PHY. DAAD7 57 In MEM 6 Stereo audio digital input 7, I2S or MSB format. Can operate on CLBD master rate or XCLBD external rate. P8.4 57 I/O MEM 6 General purpose I/O pin. CRS_DV 59 In MEM 6 RMII Carrier Sense/Receive Data Valid Output from the Ethernet PHY DABD6 59 Out MEM 6 Stereo audio digital output 6, I2S or MSB format. P8.5 59 I/O MEM 6 General purpose I/O pin. TXD0 53 Out MEM 6 RMII Transmit Data 0 to the Ethernet PHY. DABD7 53 Out MEM 6 Stereo audio digital output 7, I2S or MSB format. P8.6 53 I/O MEM 6 General purpose I/O pin. TXD1 54 Out MEM 6 RMII Transmit Data 1 to the Ethernet PHY. SPICS2/ 54 Out MEM 6 Chip select 2 for Multi-purpose Quad SPI interface. Need external 100k pull-up resistor if firmware is in device selected by SPICS0/. P8.7 54 I/O MEM 6 General purpose I/O pin. TX_EN 58 Out MEM 6 RMII Transmit Enable to the Ethernet PHY. SPICS3/ 58 Out MEM 6 Chip select 3 for Multi-purpose Quad SPI interface. Need external 100k pull-up resistor if firmware is in device selected by SPICS0/. P8.8 58 I/O MEM 6 General purpose I/O pin. 4.3.5. Host Parallel Interface as primary function Pin name Pin# Type Mem Cfg Description D0-D7 111-117 I/O DR8 1,2,5 Host parallel interface data. Output if CS/ and RD/ are low (read from chip), input if CS/ and WR/ are low (write to chip). Type of data defined by A0-A1 address input. 118 I/O DR4 DAAD2 111 In 5VT 1,2,5 Stereo audio digital input 2, I2S or MSB format. DABD4 112 Out DR8 1,2,5 Stereo audio digital output 4, I2S or MSB format. DABD3 113 Out DR8 1,2,5 Stereo audio digital output 3, I2S or MSB format. DABD2 114 Out DR8 1,2,5 Stereo audio digital output 2, I2S or MSB format. XWSBD1 115 In 5VT 1,2,5 External word sel. Clock 1 for digital audio inputs DAAD[7:0]. XCLBD1 116 In 5VT 1,2,5 External clock bit 1 for digital audio inputs DAAD[7:0]. XWSBD0 117 In 5VT 1,2,5 - External word select clock 0 for digital audio inputs DAAD[7:0]. - Word Clock input for audio sync. on external clock device. XCLBD0 118 In 1,2,5 External clock bit for digital audio inputs DAAD[7:0]. P0.0-P0.6 111-117 I/O 5VT DR8 1,2,5 General purpose I/O pins. Can be individually programmed as input or output. P0.7 118 I/O DR4 1,2,5 General purpose I/O pin. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |