| Electronic Components Datasheet Search |
|
CS5341 Datasheet(PDF) 13 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS5341 Datasheet(HTML) 13 Page - Cirrus Logic |
|
13 / 24 page ![]() CS5341 DS564PP2 13 SWITCHING CHARACTERISTICS - SERIAL AUDIO PORT (Logic "0" = GND = 0 V; Logic "1" = VL, CL = 20 pF) * For a description of Speed Modes, please refer to Table 1 on page 17. Parameter Symbol Min Typ Max Unit MCLK Specifications MCLK Period tclkw 36 - 45 ns 72 - 1953 ns MCLK Pulse Width High tclkh 15 - - ns MCLK Pulse Width Low tclkl 15 - - ns Master Mode SCLK falling to LRCK tmslr -20 - 20 ns SCLK falling to SDOUT valid tsdo 0- 32 ns SCLK Duty Cycle - 50 - % Slave Mode Single Speed* LRCK Duty Cycle 40 50 60 % SCLK Period tsclkw 156 - - ns SCLK Low tsclkhl 55 - - ns SCLK falling to SDOUT valid tdss -- 32 ns SCLK falling to LRCK edge tslrd -20 - 20 ns Double Speed* LRCK Duty Cycle 40 50 60 % SCLK Period tsclkw 156 - - ns SCLK Low tsclkhl 55 - - ns SCLK falling to SDOUT valid tdss -- 32 ns SCLK falling to LRCK edge tslrd -20 - 20 ns Quad Speed* LRCK Duty Cycle 40 50 60 % SCLK Period tsclkw 78 - - ns SCLK Low tsclkhl 40 - - ns SCLK falling to SDOUT valid tdss -- 32 ns SCLK falling to LRCK edge tslrd -8 - 8 ns |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |