CS42418 datasheet(19/67 Pages) CIRRUS

19 / 67 page

CS42418

Le ft C hannel

R ight C hannel

DAC_ SDIN x

AD C_ SDO UT

+3 +2 +1

+5 +4

-1 -2 -3 -4 -5

+3 +2 +1

+5 +4

-1 -2 -3 -4

MSB

LS B

LSB

DA C_LR CK

AD C_LR CK

DAC _SC LK

ADC _SC LK

Figure 8. I2S Serial Audio Formats

I2S Mode, Data Valid on Rising Edge of SCLK

Bits/Sample

SCLK Rate(s)

Notes

Master

Slave

64 Fs

48, 64, 128 Fs

single-speed mode

64 Fs

double-speed mode

64 Fs

quad-speed mode

18 to 24

64, 128, 256 Fs

48, 64, 128 Fs

single-speed mode

64 Fs

double-speed mode

64 Fs

quad-speed mode

DAC_LRCK

ADC_LRCK

DAC_SCLK

ADC_SCLK

L eft C han nel

Righ t C han ne l

DAC_SDIN x

AD C_SDO UT

+3 +2 +1

+5 +4

-1 -2 -3 -4 -5

+3 +2 +1

+5 +4

-1 -2 -3 -4

MSB

LSB

MSB

LSB

Figure 9. Left Justified Serial Audio Formats

Left Justified Mode, Data Valid on Rising Edge of SCLK

Bits/Sample

SCLK Rate(s)

Notes

Master

Slave

64 Fs

32, 48, 64, 128 Fs

single-speed mode

64 Fs

32, 64 Fs

double-speed mode

64 Fs

32, 64 Fs

quad-speed mode

18 to 24

64, 128, 256 Fs

48, 64, 128 Fs

single-speed mode

64 Fs

double-speed mode

64 Fs

quad-speed mode

CS42418 Datasheet(PDF) 19 Page - Cirrus Logic

CS42418 Datasheet(HTML) 19 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Datasheet Download

Link URL