| Electronic Components Datasheet Search |
|
TMS320VC5506 Datasheet(PDF) 22 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320VC5506 Datasheet(HTML) 22 Page - Texas Instruments |
|
22 / 119 page ![]() Introduction 22 October 2006 − Revised January 2008 SPRS375C Table 2−3. Signal Descriptions (Continued) TERMINAL NAME RESET CONDITION BK‡ FUNCTION I/O/Z† MULTIPLEXED SIGNAL NAME PARALLEL BUS (CONTINUED) C11 O/Z EMIF SDRAM column strobe. The initial state of this pin depends on the GPIO0 pin. GPIO0 = 1: Output, EMIF.SDCAS EMIF.SDCAS O/Z Active-low EMIF SDRAM column strobe. EMIF.SDCAS is selected when the Parallel Port Mode bit field of the External Bus Selection Register is set to 00 or 01. BK EMIF.SDCAS GPIO0 = 0: Reserved C12 O/Z EMIF SDRAM write enable. The initial state of this pin depends on the GPIO0 pin. BK GPIO0 = 1: Output, EMIF.SDWE EMIF.SDWE O/Z EMIF SDRAM write enable. EMIF. SDWE is selected when the Parallel Port Mode bit field of the External Bus Selection Register is set to 00 or 01. BK EMIF.SDWE GPIO0 = 0: Reserved C13 O/Z SDRAM A10 address line. The initial state of this pin depends on the GPIO0 pin. GPIO0 = 1: EMIF.SDA10 O/Z SDRAM A10 address line. Address line/autoprecharge disable for SDRAM memory. Serves as a row address bit (logically equivalent to A12) during ACTV commands and also disables the autoprecharging function of SDRAM during read or write operations. EMIF.SDA10 is selected when the Parallel Port Mode bit field of the External Bus Selection Register is set to 00 or 01. BK GPIO0 = 1: Output, EMIF.SDA10 GPIO0 = 0: Reserved C14 O/Z Memory interface clock for SDRAM. The initial state of this pin depends on the GPIO0 pin. GPIO0 = 1: Output, EMIF.CLKMEM EMIF.CLKMEM O/Z Memory interface clock for SDRAM. EMIF.CLKMEM is selected when the Parallel Port Mode bit field of the External Bus Selection Register is set to 00 or 01. BK EMIF.CLKMEM GPIO0 = 0: Reserved † I = Input, O = Output, S = Supply, Hi-Z = High-impedance ‡ BK = bus keeper (the bus keeper maintains the previous voltage level during reset or while the output pin is not driven), PU = pullup, PD = pulldown, H = hysteresis input buffer, FS = fail-safe buffer |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |