STM32F722VCK7TR datasheet(110/229 Pages) STMICROELECTRONICS

110 / 229 page

Electrical characteristics

STM32F722xx STM32F723xx

110/229

DS11853 Rev 6

6.3.3

Operating conditions at power-up / power-down (regulator ON)

Subject to general operating conditions for TA.

Table 20. Operating conditions at power-up / power-down (regulator ON)

6.3.4

Operating conditions at power-up / power-down (regulator OFF)

Subject to general operating conditions for TA.

6.3.5

Reset and power control block characteristics

The parameters given in Table 22 are derived from tests performed under ambient

temperature and VDD supply voltage conditions summarized in Table 16.

Table 19. VCAP1 operating conditions in the LQFP64 package(1)

1. When bypassing the voltage regulator, the 4.7 µF VCAP capacitor is not required and should be replaced

by two 100 nF decoupling capacitors.

Symbol

Parameter

Conditions

CEXT

Capacitance of external capacitor

4.7 µF

ESR

ESR of external capacitor

between 0.1

Ω and 0.2 Ω

Symbol

Parameter

Min

Max

Unit

tVDD

VDD rise time rate

∞

µs/V

VDD fall time rate

∞

Table 21. Operating conditions at power-up / power-down (regulator OFF)(1)

1. To reset the internal logic at power-down, a reset must be applied on pin PA0 when VDD reach below

1.08 V.

Symbol

Parameter

Conditions

Min

Max

Unit

tVDD

VDD rise time rate

Power-up

∞

µs/V

VDD fall time rate

Power-down

∞

tVCAP

VCAP_1 and VCAP_2 rise time rate Power-up

∞

VCAP_1 and VCAP_2 fall time rate

Power-down

∞

STM32F722VCK7TR Datasheet(PDF) 110 Page - STMicroelectronics

STM32F722VCK7TR Datasheet(HTML) 110 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL