Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ASM4SSTVF16857-48VR Datasheet(PDF) 7 Page - Alliance Semiconductor Corporation

Part # ASM4SSTVF16857-48VR
Description  DDR 14-Bit Registered Buffer
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALSC [Alliance Semiconductor Corporation]
Direct Link  https://www.alliancememory.com
Logo ALSC - Alliance Semiconductor Corporation

ASM4SSTVF16857-48VR Datasheet(HTML) 7 Page - Alliance Semiconductor Corporation

Back Button ASM4SSTVF16857-48VR Datasheet HTML 3Page - Alliance Semiconductor Corporation ASM4SSTVF16857-48VR Datasheet HTML 4Page - Alliance Semiconductor Corporation ASM4SSTVF16857-48VR Datasheet HTML 5Page - Alliance Semiconductor Corporation ASM4SSTVF16857-48VR Datasheet HTML 6Page - Alliance Semiconductor Corporation ASM4SSTVF16857-48VR Datasheet HTML 7Page - Alliance Semiconductor Corporation ASM4SSTVF16857-48VR Datasheet HTML 8Page - Alliance Semiconductor Corporation ASM4SSTVF16857-48VR Datasheet HTML 9Page - Alliance Semiconductor Corporation ASM4SSTVF16857-48VR Datasheet HTML 10Page - Alliance Semiconductor Corporation ASM4SSTVF16857-48VR Datasheet HTML 11Page - Alliance Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 16 page
background image
August 2004
ASM4SSTVF16857
rev 2.0
DDR 14-Bit Registered Buffer
7 of 16
DC Electrical Characteristics -PC3200
TA = 0°C to 70°C, VDD = 2.6 ± 0.2V, and VDDQ = 2.6±0.2V (unless otherwise stated)
Guaranteed by design. Not 100% production tested.
Symbol
Parameters
Test conditions
VDD (V)
Min
Typ
Max
Units
VIK
II = -18 mA
2.5
-1.2
V
IOH = -100 A
2.5 V to 2.7
VDD - 0.2
V
VOH
IOH = -8 mA
2.5
1.95
V
IOL = 100 A
2.5 V to 2.7
0.2
V
VOL
IOL = 8 mA
2.5
0.35
V
II
All inputs
VI = VDD or GND
2.7
± 5
A
Standby
(static)
RESETB = GND
2.7
0.01
A
IDD
Operating
(static)
VI = VIH(AC) or VIL(AC),
RESETB = VDD
2.7
25
mA
Dynamic
operating
(clock only)
RESETB = VDD,
VI = VIH(AC) or VIL(AC),
CLK and CLKB switching
50% duty cycle
2.7
328
A/clock
MHz
IDDD
Dynamic
operating (per
each data
input)
RESETB = VDD,
VI = VIH(AC) or VIL(AC),
CLK and CLKB =
switching 50% duty cycle;
One data input switching
at half clock frequency,
50% duty cycle
IO = 0
2.7
15
/clock
MHz/data
input
rOH
Output high
IOH = -20 mA
2.5 V to 2.7
7
13.5
20
rOL
Output low
IOL = 20 mA
2.5 V to 2.7
7
20
rO(D)
|rOH - rOL| each
separate bit
IO = 20 mA, TA = 25 C
2.6
4
Data inputs
2.6
2.5
3.5
pF
CLK & CLKB
VI = VREF ± 310 mV, VICR = 1.25 V,
VI(PP) = 360 mV
2.6
2.5
3.5
pF
Ci
RESETB
VI = VDD or GND
2.6
2.5
3.5
pF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com