| Electronic Components Datasheet Search |
|
CS4614 Datasheet(PDF) 22 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS4614 Datasheet(HTML) 22 Page - Cirrus Logic |
|
22 / 24 page ![]() 22 CIRRUS LOGIC PRELIMINARY PRODUCT BULLETIN JUNE 30, 5:03 PM DS292PP3 CS4614 CrystalClear™ SoundFusion™ PCI Audio Accelerator Clock / Miscellaneous CRYVDD - Crystal & PLL Power Supply, Pin 69 Power pin for crystal oscillator and internal phase locked loop. This pin must be connected to a nominal +3.3 Volts. CRYGND - Crystal & PLL Ground Supply, Pin 72 Ground pin for crystal oscillator and internal phase locked loop. JACX, JACY, JBCX, JBCY - Joystick A and B X/Y Coordinates, I/O, Pins 52, 53, 54, 55 These pins are the 4 axis coordinates for the joystick port. These pins may also be used as a general purpose inputs or open drain outputs if their primary function is not needed. JAB1/SDO2 - Joystick A Button 1 / Serial Data Output 2, I/O, Pin 56 This dual function pin defaults as JAB1 (button 1 input for joystick A). In non-AC ’97 system configurations, this pin can function as a second stereo digital data output pin if enabled. This pin can also be a general purpose polled input if a second data output stream is not required. JAB2/SDO3 - Joystick A Button 2 / Serial Data Output 3, I/O, Pin 57 This dual function pin defaults as JAB2 (button 2 input for joystick A). In non-AC ’97 system configurations, this pin can function as a third stereo digital data output pin if enabled. This pin can also be a general purpose polled input if a third data output stream is not required. JBB1/LRCLK - Joystick B Button 1 / L/R Framing Clock, I/O, Pin 58 This dual function pin defaults as JBB1 (button 1 input for joystick B). In non-AC ’97 system configurations, this pin can function as a left/right framing clock output pin for SDO2 and SDO3. This pin can also be used as a general purpose polled input if alternate data output streams are not required. JBB2/MCLK - Joystick B Button 2 / Master Clock, I/O, Pin 59 This dual function pin defaults as JBB2 (button 2 input for joystick B). In non-AC ’97 system configurations, this pin can function as a master (256x sample rate) output clock if enabled. This pin can also be used as a general purpose polled input if alternate data output streams are not required. MIDIIN - MIDI Data Input, Pin 60 This is the serial input pin for the internal MIDI port. MIDIOUT - MIDI Data Output, Pin 63 This is the serial output pin for the internal MIDI port. CVDD[4:0] - Core Power Supply, Pins 68, 64, 61, 12, 19 Core / Stream Processor power pins. These pins must be connected to a nominal +3.3 Volts. |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |