Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

47C16 Datasheet(PDF) 10 Page - Microchip Technology

Part # 47C16
Description  4K/16K I2C Serial EERAM
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

47C16 Datasheet(HTML) 10 Page - Microchip Technology

Back Button 47C16 Datasheet HTML 6Page - Microchip Technology 47C16 Datasheet HTML 7Page - Microchip Technology 47C16 Datasheet HTML 8Page - Microchip Technology 47C16 Datasheet HTML 9Page - Microchip Technology 47C16 Datasheet HTML 10Page - Microchip Technology 47C16 Datasheet HTML 11Page - Microchip Technology 47C16 Datasheet HTML 12Page - Microchip Technology 47C16 Datasheet HTML 13Page - Microchip Technology 47C16 Datasheet HTML 14Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 40 page
background image
47L04/47C04/47L16/47C16
DS20005371C-page 10
 2015-2016 Microchip Technology Inc.
2.2
Device Addressing
The control byte is the first byte received following the
Start condition from the master device (Figure 2-3).
The control byte begins with a 4-bit operation code.
The next two bits are the user-configurable Chip
Select bits: A2 and A1. The next bit is a non-configu-
rable Chip Select bit that must always be set to ‘0’.
The Chip Select bits A2 and A1 in the control byte
must match the logic levels on the corresponding A2
and A1 pins for the device to respond.
The last bit of the control byte defines the operation to
be performed. When set to a ‘1’ a read operation is
selected, and when set to a ‘0’ a write operation is
selected.
The combination of the 4-bit operation code and the
three Chip Select bits is called the slave address.
Upon receiving a valid slave address, the slave device
outputs an acknowledge signal on the SDA line.
Depending on the state of the R/W bit, the 47XXX will
select a read or a write operation.
FIGURE 2-3:
CONTROL BYTE FORMAT
The 47XXX is divided into two functional units: the
SRAM array and the Control registers. Section 2.3
“SRAM Array”
describes the functionality for the
SRAM array and Section 2.4 “Control Registers”
describes the Control registers.
The 4-bit op code in the control byte determines which
unit will be accessed during an operation. Table 2-3
shows the standard control bytes used by the 47XXX.
Note:
When VCAP is below VTRIP, the 47XXX
cannot be accessed and will not
acknowledge any commands.
10
1
0
A2
A1
0
SACK
R/W
Op Code
Chip Select
Bits
Slave Address
Acknowledge Bit
Start Bit
Read/Write Bit
00
1
1
A2
A1
0
SACK
R/W
OR
TABLE 2-3:
CONTROL BYTES
Operation
Op
Code
Chip
Select
R/W
Bit
SRAM Read
1010
A2 A1 01
SRAM Write
1010
A2 A1 00
Control Register Read
0011
A2 A1 01
Control Register Write
0011
A2 A1 00



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com