LAN7430TSLASHY9X datasheet(54/77 Pages) MICROCHIP

54 / 77 page

LAN7430/LAN7431

DS00002631D-page 54

 2018-2019 Microchip Technology Inc.

Note 7-6

This specification applies to all inputs and three-stated bi-directional pins.

Note 7-7

IEEE 802.ab Test Mode 1

Note 7-8

From 1/2 of average VOP, Test Mode 1

Note 7-9

IEEE 802.ab distortion processing

RGMII_I Type Buffer

Low Input Level

High Input Level

Schmitt Falling Trip Point

Schmitt Rising Trip Point

Schmitt Trigger Hysteresis

(VIHT - VILT)

Input Leakage

(VIN = VSS or VDDVARIO)

Input Capacitance

VIL

VIH

VT-

VT+

VHYS

IIH

CIN

0.6*VDDVARIO

0.74

0.84

-15

0.89

0.96

1.08

1.18

110

1.39

1.50

122

0.4*VDDVARIO

1.57

1.69

150

µA

Schmitt trigger

RGMII_O Type Buffer

Low Output Level

High Output Level

Output Impedance

VOL

VOH

0.7*VDDVARIO

0.4

Ω

IOL = -6 mA

IOH = 6 mA

TABLE 7-7:

1000BASE-T TRANSCEIVER CHARACTERISTICS

Parameter

Symbol

Min

Typ

Max

Units

Notes

Peak Differential Output Voltage

IEEE 802.3 clause 40.6.1.2.1

VOP

670

820

Note 7-7

Signal Amplitude Symmetry

IEEE 802.3 clause 40.6.1.2.1

VSS

Note 7-7

Signal Scaling

IEEE 802.3 clause 40.6.1.2.1

VSC

Note 7-8

Output Droop

IEEE 802.3 clause 40.6.1.2.2

VOD

73.1

Note 7-7

Transmission Distortion

IEEE 802.3 clause 40.6.1.2.4

Note 7-9

TABLE 7-6:

VARIABLE I/O DC ELECTRICAL CHARACTERISTICS (CONTINUED)

Parameter

Symbol

Min

Typ

1.8

Typ

2.5

Typ

3.3

Max

Units

Notes

LAN7430T/Y9X Datasheet(PDF) 54 Page - Microchip Technology

LAN7430T/Y9X Datasheet(HTML) 54 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

Datasheet Download

Link URL