Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

74AC573 Datasheet(PDF) 5 Page - Silicon Supplies

Part # 74AC573
Description  Advanced CMOS Logic
PDF  7 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SS [Silicon Supplies]
Direct Link  https://siliconsupplies.com/
Logo SS - Silicon Supplies

74AC573 Datasheet(HTML) 5 Page - Silicon Supplies

  74AC573 Datasheet HTML 1Page - Silicon Supplies 74AC573 Datasheet HTML 2Page - Silicon Supplies 74AC573 Datasheet HTML 3Page - Silicon Supplies 74AC573 Datasheet HTML 4Page - Silicon Supplies 74AC573 Datasheet HTML 5Page - Silicon Supplies 74AC573 Datasheet HTML 6Page - Silicon Supplies 74AC573 Datasheet HTML 7Page - Silicon Supplies  
Zoom Inzoom in Zoom Outzoom out
 5 / 7 page
background image
Page 5 of 7
www.siliconsupplies.com
Advanced CMOS Logic – 74AC573
Rev 1.0
19/3/2021
AC Electrical Characteristics8 (V
CC 3.3V ±0.3V, VCC 5V ±0.3V)
LIMITS
PARAMETER
SYMBOL
VCC
CONDITIONS
25°C
85°C
FULL RANGE
4
UNITS
3.3V
13.0
15.0
15.0
tPLH,
5.0V
CL = 50pF,
Input tr = tf = 3ns
10.0
11.5
11.5
ns
3.3V
12.0
14.0
14.0
Maximum
Propagation Delay
D to Q
(Figure 1,5)
tPHL
5.0V
CL = 50pF,
Input
tr = tf = 3ns
9.5
11.0
11.0
ns
3.3V
13.0
15.0
15.0
tPLH,
5.0V
9.5
11.0
11.0
ns
3.3V
12.0
14.0
14.0
Maximum
Propagation Delay
LE to Q
(Figure 2,5)
tPHL
5.0V
CL = 50pF,
Input tr = tf = 3ns
8.5
10.0
10.0
ns
3.3V
11.0
12.0
12.0
tPZH,
5.0V
CL = 50pF,
Input tr = tf = 3ns
9.0
10.0
10.0
ns
3.3V
11.0
12.5
12.5
Output Enable Time
OE to Q
(Figure 3,6)
tPZL
5.0V
CL = 50pF,
Input tr = tf = 3ns
8.5
9.5
9.5
ns
3.3V
12.5
13.5
13.5
tPHZ
5.0V
CL = 50pF,
Input tr = tf = 3ns
11.0
12.0
12.0
ns
3.3V
9.5
10.5
10.5
Output Enable Time
OE to Q
(Figure 3,6)
tPLZ
5.0V
CL = 50pF,
Input tr = tf = 3ns
8.0
9.0
9.0
ns
Maximum Input
Capacitance
CIN
-
-
5.0
5.0
5.0
pF
TYPICAL
Power Dissipation
Capacitance
9
CPD
-
TJ = 25°C,
VCC = 5.0V
25
pF
Timing Requirements6 (V
CC 3.3V ±0.3V, VCC 5V ±0.3V)
LIMITS
PARAMETER
SYMBOL
VCC
CONDITIONS
25°C
85°C
FULL RANGE
4
UNITS
3.3V
3.5
4.0
4.0
Minimum
Setup Time,
D to LE ,(Figure 2,4)
tSU
5V
CL = 50pF,
Input tr = tf = 3ns
3.0
3.5
3.5
ns
3.3V
2.0
2.0
2.0
Minimum
Hold Time,
LE to D, (Figure 2,4)
th
5V
CL = 50pF,
Input tr = tf = 3ns
2.0
2.0
2.0
ns
3.3V
6.0
7.0
7.0
Minimum
Pulse Width,
LE, (Figure 2,4)
tw
5V
CL = 50pF,
Input tr = tf = 3ns
4.0
5.0
5.0
ns
8. Not production tested in die form, characterized by chip design.
9. Used to determine the no-load dynamic power consumption: PD = CPD VCC
2f + ICC VCC.



Html Pages

1 2 3 4 5 6 7


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com