MCP3462T-ESLASHST datasheet(82/108 Pages) MICROCHIP

82 / 108 page

MCP3461/2/4

DS20006180D-page 82

 2019-2021 Microchip Technology Inc.

8.1

ADCDATA Register

Name

Bits

Address

Cof

ADCDATA

4/16/32

0x0

ADCDATA: ADC CHANNEL DATA OUTPUT REGISTER

R-0

ADCDATA[15:0]

bit 15

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 23-0

ADCDATA[15:0]: ADC Data Output Code

Output code from ADC. The data are post-calibration if the EN_OFFCAL or EN_GAINCAL bits are

enabled. The data can be formatted in 16/32-bit modes, depending on the DATA_FORMAT[1:0]

settings (see Section 5.6 “ADC Output Data Format”).

The ADC Channel Data Output registers always contain the most recent A/D conversion data. The

The register is latched at the start of each SPI Read command. The register is double buffered to avoid

loss of data. There is a small time delay, tDODR, after each data ready where the user has to wait for

the data to be available. Otherwise, data corruption can happen (when the internal data are refreshed).

When the IRQ_MODE[1:0] = 1x, this register becomes a 4-bit wide register containing the MDAT

output codes, which are the outputs of the modulator that are represented by four comparator outputs

(COMP[3:0], see Section 5.4.2 “Modulator Output Block”).

MCP3462T-E/ST Datasheet(PDF) 82 Page - Microchip Technology