Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MCP4451T-103E/ML Datasheet(PDF) 61 Page - Microchip Technology

Part # MCP4451T-103E/ML
Description  7/8-Bit Volatile Quad Digital POT with I2C Interface
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP4451T-103E/ML Datasheet(HTML) 61 Page - Microchip Technology

Back Button MCP4451T-103E/ML Datasheet HTML 57Page - Microchip Technology MCP4451T-103E/ML Datasheet HTML 58Page - Microchip Technology MCP4451T-103E/ML Datasheet HTML 59Page - Microchip Technology MCP4451T-103E/ML Datasheet HTML 60Page - Microchip Technology MCP4451T-103E/ML Datasheet HTML 61Page - Microchip Technology MCP4451T-103E/ML Datasheet HTML 62Page - Microchip Technology MCP4451T-103E/ML Datasheet HTML 63Page - Microchip Technology MCP4451T-103E/ML Datasheet HTML 64Page - Microchip Technology MCP4451T-103E/ML Datasheet HTML 65Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 94 page
background image
 2010 Microchip Technology Inc.
DS22267A-page 61
MCP443X/5X
FIGURE 7-4:
I2C Read (Last Memory Address Accessed).
FIGURE 7-5:
I2C Random Read.
STOP bit
Control Byte
1
010
S
1 A1 A0 1 A
Fixed
Address
Variable
Address
Read bits
P
0
000
0
0
0 D8 A1
Read bit
D3
D7 D6 D5 D4
D2 D1 D0 A2
Read Data bits
Note 1: Master Device is responsible for A / A signal. If a A signal occurs, the MCP44XX will abort this
transfer and release the bus.
2: The Master Device will Not Acknowledge, and the MCP44XX will release the bus so the
Master Device can generate a Stop or Repeated Start condition.
3: The MCP44XX retains the last “Device Memory Address” that it has received. This is the
MCP44XX does not “corrupt” the “Device Memory Address” after Repeated Start or Stop
conditions.
4: The Device Memory Address pointer defaults to 00h on POR and BOR conditions.
STOP bit
Control Byte
READ Command
1
01 0
S
1 A1 A0 0
1
AD AD AD AD
A1 x X A Sr
0
1
2
3
Fixed
Address
Variable
Address
Device
Memory
Address
Command
Control Byte
Read bits
P
0
00 0
0
0
0 D8 A1
Write bit
D3
D7 D6 D5 D4
D2 D1 D0 A2
1
0 1 0
1 A1 A0 1
A
Read bit
Repeated Start bit
Read Data bits
Note 1: Master Device is responsible for A / A signal. If a A signal occurs, the MCP44XX will abort this
transfer and release the bus.
2: The Master Device will Not Acknowledge, and the MCP44XX will release the bus so the Mas-
ter Device can generate a Stop or Repeated Start condition.
3: The MCP44XX retains the last “Device Memory Address” that it has received. This is the
MCP44XX does not “corrupt” the “Device Memory Address” after Repeated Start or Stop
conditions.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com