Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC5601PEF0MLH4R Datasheet(PDF) 49 Page - NXP Semiconductors

Part # MPC5601PEF0MLH4R
Description  MPC5602P Microcontroller Data Sheet
PDF  95 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPC5601PEF0MLH4R Datasheet(HTML) 49 Page - NXP Semiconductors

Back Button MPC5601PEF0MLH4R Datasheet HTML 45Page - NXP Semiconductors MPC5601PEF0MLH4R Datasheet HTML 46Page - NXP Semiconductors MPC5601PEF0MLH4R Datasheet HTML 47Page - NXP Semiconductors MPC5601PEF0MLH4R Datasheet HTML 48Page - NXP Semiconductors MPC5601PEF0MLH4R Datasheet HTML 49Page - NXP Semiconductors MPC5601PEF0MLH4R Datasheet HTML 50Page - NXP Semiconductors MPC5601PEF0MLH4R Datasheet HTML 51Page - NXP Semiconductors MPC5601PEF0MLH4R Datasheet HTML 52Page - NXP Semiconductors MPC5601PEF0MLH4R Datasheet HTML 53Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 95 page
background image
MPC5602P Microcontroller Data Sheet, Rev. 6
Freescale Semiconductor
49
Table 18. Supply current (5.0 V, NVUSRO[PAD3V5V] = 0)
Symbol
C
Parameter
Conditions
Value1
1 All values to be confirmed after characterization/data collection.
Unit
Typ
Max
IDD_LV_CORx T
RUN—Maximum mode2
2 Maximum mode: FlexPWM, ADC, CTU, DSPI, LINFlex, FlexCAN, 15 output pins, PLL_0 enabled, 125 °C ambient.
I/O supply current excluded.
VDD_LV_CORx externally
forced at 1.3 V
40 MHz
44
55
mA
P
64 MHz
52
65
T
RUN—Typical mode3
3 Typical mode configurations: DSPI, LINFlex, FlexCAN, 15 output pins, PLL_0, 105 °C ambient. I/O supply current
excluded.
40 MHz
38
46
64 MHz
45
54
P
HALT mode4
4 Halt mode configurations: Code fetched from SRAM, code flash memory and data flash memory in low power
mode, OSC/PLL_0 are OFF, core clock frozen, all peripherals disabled.
—1.5
10
STOP mode5
5 STOP “P” mode Device Under Test (DUT) configuration: Code fetched from SRAM, code flash memory and data
flash memory off, OSC/PLL_0 are OFF, core clock frozen, all peripherals disabled.
—1
10
IDD_FLASH
T
Flash during read
VDD_HV_FL at 5.0 V
—
8
10
Flash during erase operation
on 1 flash module
VDD_HV_FL at 5.0 V
—
15
19
IDD_ADC
TADC
VDD_HV_ADC0 at 5.0 V
fADC =16MHz
ADC_0
3
4
IDD_OSC
T
Oscillator
VDD_HV_OSC at 5.0 V
8 MHz
2.6
3.2
IDD_HV_REG D
Internal regulator module
current consumption
VDD_HV_REG at 5.5 V
—
10



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com