 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AT24CSW04X Datasheet(PDF) 18 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
AT24CSW04X Datasheet(HTML) 18 Page - Microchip Technology |
|
|
18 / 43 page  AT24CSW04X) or 10-bit (in the case of the AT24CSW08X) memory array word address and is used to specify which byte location in the EEPROM to start reading or writing. Refer to Table 6-5 to review these bit positions. When accessing the Security register, it is required that the A7 and A6 bits of the word address be set to '10' respectively. These bits are at a higher order address range than what is needed to address the 32‑byte space (A4 through A0). It is recommended that all address bits that fall outside the address range that do not have other requirements be set to a logic '0'. Table 6-5. Word Address Byte Device Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 EEPROM Array A7 A6 A5 A4 A3 A2 A1 A0 Security Register 1 0 X A4 A3 A2 A1 A0 Security Register Lock Function 0 1 1 0 X X X X Write Protection Register 1 1 X X X X X X AT24CSW04X/AT24CSW08X Memory Organization © 2020-2021 Microchip Technology Inc. and its subsidiaries Datasheet DS20006426B-page 18 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
