| Electronic Components Datasheet Search |
|
ICS1893BK Datasheet(PDF) 86 Page - Integrated Circuit Systems |
|
|
|||||||||||||||||||||||||||||
ICS1893BK Datasheet(HTML) 86 Page - Integrated Circuit Systems |
|
86 / 133 page ![]() ICS1893BF, Rev. C, 9/29/05 September, 2005 86 Chapter 7 Management Register Set ICS1893BF Data Sheet - Release Copyright © 2005, Integrated Circuit Systems, Inc. All rights reserved. 7.13.8 Link Loss Inhibit (bit 18.1) The Link Loss Inhibit bit allows an STA to prevent the ICS1893BF from dropping the link in 10Base-T mode. When an STA sets this bit to logic: • Zero, the state machine behaves normally and the link status is based on the signaling detected Twisted- Pair Receiver inputs. • One, the ICS1893BF 10Base-T Link Integrity Test state machine is forced into the ‘Link Passed’ state regardless of the Twisted-Pair Receiver input conditions. 7.13.9 Squelch Inhibit (bit 18.0) The Squelch Inhibit bit allows an STA to control the ICS1893BF Squelch Detection in 10Base-T mode. When an STA sets this bit to logic: • Zero, before the ICS1893BF can establish a valid link, the ICS1893BF must receive valid 10Base-T data. • One, before the ICS1893BF can establish a valid link, the ICS1893BF must receive both valid 10Base-T data followed by an IDL. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |