Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PCIMX6DP7AYM2AB Datasheet(PDF) 48 Page - NXP Semiconductors

Part # PCIMX6DP7AYM2AB
Description  i.MX 6DualPlus/6QuadPlus Applications Processors Consumer Products
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCIMX6DP7AYM2AB Datasheet(HTML) 48 Page - NXP Semiconductors

Back Button PCIMX6DP7AYM2AB Datasheet HTML 44Page - NXP Semiconductors PCIMX6DP7AYM2AB Datasheet HTML 45Page - NXP Semiconductors PCIMX6DP7AYM2AB Datasheet HTML 46Page - NXP Semiconductors PCIMX6DP7AYM2AB Datasheet HTML 47Page - NXP Semiconductors PCIMX6DP7AYM2AB Datasheet HTML 48Page - NXP Semiconductors PCIMX6DP7AYM2AB Datasheet HTML 49Page - NXP Semiconductors PCIMX6DP7AYM2AB Datasheet HTML 50Page - NXP Semiconductors PCIMX6DP7AYM2AB Datasheet HTML 51Page - NXP Semiconductors PCIMX6DP7AYM2AB Datasheet HTML 52Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 168 page
background image
i.MX 6DualPlus/6QuadPlus Applications Processors Consumer Products, Rev. 3, 11/2018
48
NXP Semiconductors
Electrical Characteristics
Figure 7. Differential MLB Driver Transition Time Waveform
A 4-stage pipeline is used in the MLB 6-pin implementation to facilitate design, maximize throughput, and
allow for reasonable PCB trace lengths. Each cycle is one ipp_clk_in* (internal clock from MLB PLL)
clock period. Cycles 2, 3, and 4 are MLB PHY related. Cycle 2 includes clock-to-output delay of
Signal/Data sampling flip-flop and Transmitter, Cycle 3 includes clock-to-output delay of Signal/Data
clocked receiver, Cycle 4 includes clock-to-output delay of Signal/Data sampling flip-flop.
MLB 6-pin pipeline diagram is shown in Figure 8.
Figure 8. MLB 6-Pin Pipeline Diagram
Table 33 shows the AC parameters for MLB I/O.
Table 33. I/O AC Parameters of MLB PHY
Parameter
Symbol
Test Condition
Min
Typ
Max
Unit
Differential pulse skew1
1 t
SKD = | tPHLD –tPLHD |, is the magnitude difference in differential propagation delay time between the positive going edge and
the negative going edge of the same channel.
tSKD
Rload = 50
Ω
between padP
and padN
——
0.1
ns
Transition Low to High Time2
2 Measurement levels are 20-80% from output voltage.
tTLH
——
1
Transition High to Low Time
tTHL
——
1
MLB external clock Operating Frequency
fclk_ext
—
—
—
102.4
MHz
MLB PLL clock Operating Frequency
fclk_pll
—
—
—
307.2
MHz
padp
padn
VDIFF
0V (Differential)
VDIFF = {padp} - {padn}
tTLH
20%
80%
20%
80%
tTHL
VOH
VOL
0V
0V
0V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com