4 / 8 page
SC660E
SMBus System Clock Buffer for Mobile Applications
Cypress Semiconductor Corporation
3901 North First Street
Document#: 38-07025 Rev. *A
12/17/2002
San Jose, CA 95134. Tel: 408-043-2600
Page 4 of 8
http://www.cypress.com
Serial Control Registers (Cont.)
Byte 1: Clock Register (1 = enable, 0 = Stopped)
Bit
@Pup
Pin#
Description
7
1
27
SDRAM9 (Active = 1, Forced low = 0)
6
1
26
SDRAM8 (Active = 1, Forced low = 0)
5
1
23
SDRAM7 (Active = 1, Forced low = 0)
4
1
22
SDRAM6 (Active = 1, Forced low = 0)
3
1
-
reserved
2
1
-
reserved
1
1
-
reserved
0
1
-
reserved
Byte 2: Clock Register ( 1 = enable, 0 = Stopped )
Bit
@Pup
Pin#
Description
7
1
18
SDRAM5 (Active = 1, Forced low = 0)
6
1
11
SDRAM4 (Active = 1, Forced low = 0)
5
0
-
Not Used
4
0
-
Not Used
3
0
-
Not Used
2
0
-
Not Used
1
1
-
Not Used
0
1
-
Not Used
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
