NXP Semiconductors

35FS4500, 35FS6500

Grade 0 safety power system basis chip with CAN flexible data transceiver

35FS4500-35FS6500SDS

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2017. All rights reserved.

Short data sheet: advance information

Rev. 1.0 — 15 December 2017

6 / 19

7 Pinning information

7.1 Pinning

VSUP1

VSUP2

VSENSE

SELECT

COMP_CORE

VSUP3

FS1B

GND_COM

CAN_5V

CANH

CANL

IO_4

SW_CORE

IO_5/VKAM

BOOT_CORE

IO_0

VCORE_SNS

FB_CORE

MISO

NCS

VDDIO

INTB

SCLK

MOSI

1

4

2

3

5

10

6

7

8

9

11

12

36

33

35

34

32

27

31

30

29

28

26

25

Figure 4. 35FS6500 pinout with CAN and FS1B

VSUP1

VSUP2

VSENSE

SELECT

COMP_CORE

VSUP3

NC

GND_COM

CAN_5V

NC

NC

IO_4

SW_CORE

IO_5/VKAM

BOOT_CORE

IO_0

VCORE_SNS

FB_CORE

MISO

NCS

VDDIO

INTB

SCLK

MOSI

1

4

2

3

5

10

6

7

8

9

11

12

36

33

35

34

32

27

31

30

29

28

26

25

Figure 5. 35FS6500 pinout without CAN