| Electronic Components Datasheet Search |
|
SPC58NH84C5 Datasheet(PDF) 12 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPC58NH84C5 Datasheet(HTML) 12 Page - STMicroelectronics |
|
12 / 147 page ![]() Description SPC58EHx, SPC58NHx 12/147 DS12304 Rev 5 2.3 Features On-chip modules within SPC58EHx, SPC58NHx include the following features: • Three main CPUs, dual issue, 32-bit CPU core complexes (e200z4), one of them having a checker core in lock-step – Power Architecture embedded specification compliance – Instruction set enhancement allowing variable length encoding (VLE), encoding a mix of 16-bit and 32-bit instructions, for code size footprint reduction – Single-precision floating point operations – Lightweight signal processing auxiliary processing unit (LSP APU) instruction support for digital signal processing (DSP) on Core_0, Core_1, Core_2 – 32 KB local instruction RAM and 64 KB local data RAM for Core_0, Core_1 and Core_2 – 16 KB I-Cache and 8 KB D-Cache for Core_0, Core_1 and Core_2 – 10 MB on-chip Flash – Supports read during program and erase operations, and multiple blocks allowing EEPROM emulation – Supports read while read between the two code Flash partitions. • 1088 KB on-chip general-purpose SRAM (+ 192 KB data RAM and 96 KB instruction RAM included in the CPUs) • 224 KB HSM dedicated flash memory (192 KB code + 32 KB data) • Multi channel direct memory access controllers (eDMA) – One eDMA with 64 channels – One eDMA with 16 channels • One interrupt controller (INTC) in lock-step • Dual phase-locked loops with stable clock domain for peripherals and FM modulation domain for processing and streaming shell • Dual crossbar switch architecture for concurrent access to peripherals, Flash, or RAM from multiple bus masters with end-to-end ECC • Hardware security module (HSM) compliant with EVITA full • System integration unit lite (SIUL) • Boot assist Flash (BAF) supports factory programming using a serial bootload through the asynchronous CAN or LIN/UART. • Enhanced analog-to-digital converter system with – One supervisor 12-bit SAR analog converter – Four separate fast 12-bit SAR analog converters – One separate 10-bit SAR analog converter for standby mode • Eleven deserial serial peripheral interface (DSPI) modules, one working even in low power mode • Twenty four LIN and UART communication interface (LINFlexD) modules – LINFlexD_0 is a Master/Slave – All others are Masters • Sixteen modular controller area network (MCAN) modules all supporting flexible data rate (CAN-FD) • Dual-channel FlexRay controller |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |