Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD74413RBCPZ Datasheet(PDF) 52 Page - Analog Devices

Part # AD74413RBCPZ
Description  Quad-Channel, Software Configurable Input and Output
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD74413RBCPZ Datasheet(HTML) 52 Page - Analog Devices

Back Button AD74413RBCPZ Datasheet HTML 48Page - Analog Devices AD74413RBCPZ Datasheet HTML 49Page - Analog Devices AD74413RBCPZ Datasheet HTML 50Page - Analog Devices AD74413RBCPZ Datasheet HTML 51Page - Analog Devices AD74413RBCPZ Datasheet HTML 52Page - Analog Devices AD74413RBCPZ Datasheet HTML 53Page - Analog Devices AD74413RBCPZ Datasheet HTML 54Page - Analog Devices AD74413RBCPZ Datasheet HTML 55Page - Analog Devices AD74413RBCPZ Datasheet HTML 56Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 70 page
background image
AD74413R
Data Sheet
Rev. 0 | Page 52 of 70
Readback Mode
Two SPI frames are required to read a register location. In the
first frame, the address of the register to be read is written to the
READ_SELECT register. The second SPI frame consists of
either a no operation (NOP) command, another write to the
READ_SELECT register, or a write to any other register. The
contents of the selected register are available on the SDO during
the second frame. Figure 57 shows the timing diagram of the
two-stage readback.
During the second read frame, Bits[D30:D24] provide status
information on the SDO pin, as shown in Table 25 and Table 26.
The content of these bits is determined by setting the SPI_RD_
RET_INFO bit in the READ_SELECT register.
The data is shifted out MSB first. The MSB (Bit 31) is always set
to 1 to allow the SPI master to detect if the SDO line is stuck
low. If the SDO line is stuck low, a CRC of all 0s is calculated.
In this case, the master cannot detect a stuck low condition. By
tying the MSB high, the master can check this bit to detect a
stuck low fault by checking the MSB is 1. Only this MSB is
timed off the falling SYNC edge. All other bits are clocked out
on the SCLK rising edge.
1
32
2-STAGE READBACK
INPUT WORD SPECIFIES
REGISTER TO BE READ
*ALTERNATIVELY COULD
WRITE ANOTHER
2-STAGE READBACK
1
32
1
*NOP
NOP
SYNC
SCLK
SDI
SDO
UNDEFINED
SELECTED REGISTER DATA
CLOCKED OUT
*SELECTED REGISTER DATA
CLOCKED OUT
Figure 57. Two-Stage Readback Timing Diagram
Table 25. SDO Contents for a Read Operation when the SPI_RD_RET_INFO Bit = 0
MSB
LSB
D31
[D30:D24]
[D23:D8]
[D7:D0]
1
READBACK_ADDR[6:0]
Read data
CRC
Table 26. SDO Contents for a Read Operation when the SPI_RD_RET_INFO Bit = 1
MSB
LSB
D31
D30
D29
D28
[D27:D24]
[D23:D8]
[D7:D0]
1
0
ALERT
ADC_DATA_ RDY
DIN_COMP_OUT[3:0]
Read data
CRC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com