Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PCA8553DTT/A Datasheet(PDF) 7 Page - NXP Semiconductors

Part # PCA8553DTT/A
Description  Automotive 40 횞 4 LCD segment driver
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCA8553DTT/A Datasheet(HTML) 7 Page - NXP Semiconductors

Back Button PCA8553DTT/A Datasheet HTML 3Page - NXP Semiconductors PCA8553DTT/A Datasheet HTML 4Page - NXP Semiconductors PCA8553DTT/A Datasheet HTML 5Page - NXP Semiconductors PCA8553DTT/A Datasheet HTML 6Page - NXP Semiconductors PCA8553DTT/A Datasheet HTML 7Page - NXP Semiconductors PCA8553DTT/A Datasheet HTML 8Page - NXP Semiconductors PCA8553DTT/A Datasheet HTML 9Page - NXP Semiconductors PCA8553DTT/A Datasheet HTML 10Page - NXP Semiconductors PCA8553DTT/A Datasheet HTML 11Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 52 page
background image
NXP Semiconductors
PCA8553
Automotive 40 × 4 LCD segment driver
7.2 Command registers of the PCA8553
7.2.1 Command: Device_ctrl
The Device_ctrl command sets the device into a defined state. It should be executed
before enabling the display (see bit DE in Table 6).
Bit
Symbol
Value
Description
7 to 5
-
000
default value
frame frequency selection
000
ffr = 32 Hz
001[1]
ffr = 64 Hz
010
ffr = 96 Hz
011
ffr = 128 Hz
100
ffr = 160 Hz
101
ffr = 192 Hz
110
ffr = 224 Hz
4 to 2
FF[2:0]
111
ffr = 256 Hz
internal oscillator control
0[1]
enabled
1
OSC
1
disabled
clock output enable
0[1]
clock signal not available on pin CLK;
pin CLK is in 3-state
0
COE
1
clock signal available on pin CLK
Table 5. Device_ctrl - device control command register (address 01h) bit
description
[1]
Default value.
7.2.1.1 Internal oscillator and clock output
Bit OSC enables or disables the internal oscillator. When the internal oscillator is used,
bit COE allows making the clock signal available on pin CLK. If this is not intended, pin
CLK should be left open. The design ensures that the duty cycle of the clock output is
50 : 50 (% HIGH-level time : % LOW-level time).
In applications where an external clock has to be applied to the PCA8553, bit OSC must
be set logic 1 and COE logic 0. In this case pin CLK becomes an input.
In power-down mode (see Section 7.3.1)
• if pin CLK is configured as an output, there is no signal on CLK
• if pin CLK is configured as an input, the signal on CLK can be removed.
Remark: A clock signal must always be supplied to the device if the display is enabled
(see bit DE in Table 6). Removing the clock may freeze the LCD in a DC state, which is
not suitable for the liquid crystal.
PCA8553
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
Product data sheet
Rev. 4 — 1 October 2021
7 / 52



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com