SMM150 datasheet(4/22 Pages) SUMMIT

4 / 22 page

SMM150

Preliminary Information

Summit Microelectronics, Inc

2075 2.6 05/13/05

PIN DESCRIPTIONS

QFN

Pad

Number

Ultra

CSP

Ball

Number

Type

Pin Name

Pin Description

I/O

SDA

2C Bi-directional data line

SCL

2C clock input.

The address pins are biased either to VDD, GND or left floating. This

allows for a total of 21 distinct device addresses. When

communicating with the SMM150 over the 2-wire bus these pins

provide a mechanism for assigning a unique bus address.

Programmable Write Protect active high/low input. When asserted,

writes to the configuration registers and general purpose EE are not

allowed. The WP input is internally tied to VDD with a 50K

Ω resistor.

CAP

CAPM

External capacitor input used to filter the VM input, 0.2

µF.

TRIM

Output voltage used to control and/or margin converter voltages.

Connect to the converter trim input.

Voltage monitor input. Connect to the DC-DC converter positive sense

line or its’ +Vout pin.

PWR

VDD

Power supply of the part.

PWR

VDD_CAP

External capacitor input used to filter the internal VDD supply rail.

GND

Ground of the part. The SMM150 ground pin should be connected to

the ground of the device under control or to a star point ground. PCB

layout should take into consideration ground drops.

MUP

Margin up command input. Asserted high. The MUP input is internally

tied to VDD with a 50K

Ω resistor.

MDN

Margin down command input. Asserted high. The MDN input is

internally tied to VDD with a 50K

Ω resistor.

COMP1

COMP2

COMP1 and COMP2 are high impedance inputs, each connected

internally to a comparator and compared against the internally

programmable VREF voltage. Each comparator can be independently

programmed to monitor for UV or OV. The monitor level is set

externally with a resistive voltage divider.

FAULT#

When either of the COMP1 or COMP2 inputs are in fault the open-

drain FAULT# output will be pulled low. A configuration option exists

to disable the FAULT# output while the device is margining.

I/O

READY

Programmable active high/low open drain output indicates that VM is

at its set point. When programmed as an active high output, READY

can also be used as an input. When pulled low, it will latch the state of

the comparator inputs.

3, 9, 13,

15-18,

22, 26,

27, 29

C4, D4

No Connect. The bottom side metal plate (Pad 29) can be connected

to GND or left floating.

SMM150 Datasheet(PDF) 4 Page - Summit Microelectronics, Inc.

SMM150 Datasheet(HTML) 4 Page - Summit Microelectronics, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22

Datasheet Download

Link URL