MF2DLX0 datasheet(8/132 Pages) NXP

8 / 132 page

NXP Semiconductors

MF2DL(H)x0

MIFARE DESFire Light contactless application IC

MF2DL_H_x0

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3.3 — 5 April 2019

COMPANY PUBLIC

430733

8 / 132

8 Functional description

8.1 Interface initialization and protocol

MF2DL(H)x0 is fully compliant to ISO/IEC 14443-2 [1] radio frequency power and signal

interface, the initialization and anti-collision is according to ISO/IEC 14443-3 [2] and it

uses transmission protocol as specified in ISO/IEC 14443-4 [3] of PICC Type A.

8.1.1 Default ISO/IEC 14443 parameter values

This section describes the default values for ISO/IEC 14443 activation and selection.

Usage of Random ID and SAK, ATS values can be changed using the SetConfiguration

command.

Note, that any change in the ISO/IEC 14443 parameter values through SetConfiguration

requires a power cycle to make those changes effective.

ATQA

ATQA value is 0344h, which denotes double size (7-byte) UID. However, MF2DL(H)x0

offers configuration of Random ID which is single size (4-byte). If the Random ID feature

is enabled, then the ATQA is changed to 0304h. According to ISO/IEC 14443-3, the

ATQA bytes are transmitted as LSB first.

SAK

For double size UID, the default value of SAK1 in cascade level 1 is 04h, indicating that

the UID is not complete. SAK2 in cascade level 2 is 20h, indicating UID complete and

supporting ISO/IEC 14443-4. For single size UID which is used in the Random ID case,

the value of SAK is 20h, indicating UID complete and supporting ISO/IEC 14443-4.

UID

The ISO/IEC 14443-3 compliant UID is programmed and locked during production. The

first byte of the double size UID is fixed to 04h, indicating NXP as manufacturer.

ATS

The default value of the ATS of MF2DL(H)x0 is as follows:

Table 4. Default ATS value

ATS

Parameter

Default

Value

Comment

06h

Length of ATS

77h

TA(1), TB(1), TC(1) present in ATS and frame size is 128 bytes

TA(1)

77h

Different communication speed can be set in each direction

supports communication speeds 212, 424, 848 kbps in both directions

TB(1)

71h

Max frame waiting time is 38.66 ms, start frame guard time is 604 µs

TC(1)

02h

CID supported

80h

Historical byte

MF2DLX0 Datasheet(PDF) 8 Page - NXP Semiconductors

MF2DLX0 Datasheet(HTML) 8 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL