Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

ZMOD4510AI2R Datasheet(PDF) 14 Page - Renesas Technology Corp

Part # ZMOD4510AI2R
Description  Gas Sensor Module for OAQ targeting NO2 & O3
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ZMOD4510AI2R Datasheet(HTML) 14 Page - Renesas Technology Corp

Back Button ZMOD4510AI2R Datasheet HTML 10Page - Renesas Technology Corp ZMOD4510AI2R Datasheet HTML 11Page - Renesas Technology Corp ZMOD4510AI2R Datasheet HTML 12Page - Renesas Technology Corp ZMOD4510AI2R Datasheet HTML 13Page - Renesas Technology Corp ZMOD4510AI2R Datasheet HTML 14Page - Renesas Technology Corp ZMOD4510AI2R Datasheet HTML 15Page - Renesas Technology Corp ZMOD4510AI2R Datasheet HTML 16Page - Renesas Technology Corp ZMOD4510AI2R Datasheet HTML 17Page - Renesas Technology Corp ZMOD4510AI2R Datasheet HTML 18Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 23 page
background image
ZMOD4510 Datasheet
© 2021 Renesas Electronics Corporation
14
June 30, 2021
Figure 4. I2C Data Transmission Protocol
Write
Read
Write
From master to slave
From slave to master
S
START condition
P
STOP condition
A
N
Acknowledge
Not acknowledge
WRITE Access RAM
READ Access NVM and RAM
0
S
Slave Addr
7 Bit
1
A
Address
8 Bit
N P
Data
8 Bit
A S
Slave Addr
7 Bit
A
A
Data
8 Bit
A
Data
8 Bit
...
0
S
Slave Addr
7 Bit
A
Address
P
Data
8 Bit
A
A
Data
8 Bit
A
Data
8 Bit
...
A
Figure 5. Bus Timing
Table 9.
Bus Timing Characteristics
Symbol
Parameter
Standard Mode
Fast Mode
Units
fSCL
Maximum SCL clock frequency
100
400
kHz
tHDSTA
Minimum START condition hold time relative to SCL edge
4
µs
tLOW
Minimum SCL clock low width
4.7
µs
tHIGH
Minimum SCL clock high width
4
µs
tSUSTA
Minimum START condition setup time relative to SCL edge
4.7
µs
tHDDAT
Minimum data hold time on SDA relative to SCL edge
0
µs
tSUDAT
Minimum data setup time on SDA relative to SCL edge
0.1
0.1
µs
tSUSTO
Minimum STOP condition setup time on SCL
4
µs
tBUS
Minimum bus free time between stop condition and start condition
4.7
µs
SDA
SCL
tHDSTA
tLOW
tHDDAT
tSUDAT
tHIGH
tSUSTA
tHDSTA
tSUSTO
tBUS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com