PIC16F87-ISLASHML datasheet(45/214 Pages) MICROCHIP

45 / 214 page

 2003 Microchip Technology Inc.

Preliminary

DS30487B-page 43

PIC16F87/88

4.7

Power Managed Modes

4.7.1

RC_RUN MODE

When SCS bits are configured to run from the INTRC,

a clock transition is generated if the system clock is

not already using the INTRC. The event will clear the

OSTS bit, switch the system clock from the primary

system clock (if SCS<1:0> = 00) determined by the

value contained in the configuration bits, or from the

T1OSC (if SCS<1:0> = 01) to the INTRC clock option,

and shut down the primary system clock to conserve

power. Clock switching will not occur if the primary

system clock is already configured as INTRC.

If the system clock does not come from the INTRC

(31.25 kHz) when the SCS bits are changed, and the

IRCF bits in the OSCCON register are configured for a

frequency other than INTRC, the frequency may not be

stable immediately. The IOFS bit (OSCCON<2>) will

be set when the INTOSC or postscaler frequency is

stable, after approximately 4 ms.

After a clock switch has been executed, the OSTS bit

is cleared, indicating a low-power mode, and the

device does not run from the primary system clock.

The internal Q clocks are held in the Q1 state until

eight falling edge clocks are counted on the INTRC

oscillator. After the eight clock periods have tran-

spired, the clock input to the Q clocks is released and

operation resumes (see Figure 4-7).

FIGURE 4-7:

TIMING DIAGRAM FOR XT, HS, LP, EC AND EXTRC TO RC_RUN MODE

OSC1

SCS<1:0>

Program

PC + 1

Note 1:

TINP =32

µs typical.

TOSC = 50 ns minimum.

TSCS =8 TINP.

TDLY =1 TINP.

INTOSC

TSCS(3)

Counter

TDLY(4)

TINP(1)

System

Clock

TOSC(2)

PC + 2

PC + 3

PIC16F87-I/ML Datasheet(PDF) 45 Page - Microchip Technology

PIC16F87-I/ML Datasheet(HTML) 45 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL