TMUX7436F datasheet(3/47 Pages) TI

3 / 47 page

5 Pin Configuration and Functions

SEL1

S1A

S1B

VDD

VSS

S2B

GND

S2A

SEL2

Not to scale

Figure 5-1. PW Package,

16-Pin TSSOP (Top View)

S1B

VDD

VSS

S2B

GND

Not to scale

Thermal

Pad

Figure 5-2. RRP (Preview) Package,

16-Pin WQFN (Top View)

Table 5-1. Pin Functions

TYPE(1)

DESCRIPTION

NAME

TSSOP

WQFN(2)

I/O

Drain pin 1. Can be an input or output. The drain pin is not overvoltage protected.

I/O

Drain pin 2. Can be an input or output. The drain pin is not overvoltage protected.

Drain Response (DR) input. Tying the DR pin to GND enables the drain to be pulled to VDD or

VSS through a 40 kΩ resistor during an overvoltage fault event. The drain pin becomes open

circuit when the DR pin is a logic high or left floating.

Active high logic enable (EN) pin, has internal 4 MΩ pull-down resistor. The device is disabled

and all switches become high impedance when the pin is low. As provided in Table 8-1, when

the pin is high, the SELx logic inputs determine individual switch states.

General fault flag. This pin is an open drain output and is asserted low when overvoltage

condition is detected on any of the source (Sxy) input pins. Connect this pin to an external

supply (1.8 V to 5.5 V) through a 1 kΩ pull-up resistor.

GND

Ground (0 V) reference

N.C.

—

No internal connection. This pin can be shorted to GND or left floating.

S1A

I/O

Overvoltage protected source pin 1A. Can be an input or output.

S1B

I/O

Overvoltage protected source pin 1B. Can be an input or output.

S2A

I/O

Overvoltage protected source pin 2A. Can be an input or output.

S2B

I/O

Overvoltage protected source pin 2B. Can be an input or output.

SEL1

Logic control input 1.

SEL2

Logic control input 2.

Specific fault flag. This pin is an open drain output and is asserted low when an overvoltage

condition is detected on a specific (Sxy) input pin, depending on the state of the SELx pins, as

provided in Table 8-1. Connect this pin to an external supply (1.8 V to 5.5 V) through a 1 kΩ

pull-up resistor.

VDD

Positive power supply. This pin is the most positive power-supply potential. Connect a

decoupling capacitor ranging from 0.1 µF to 10 µF between VDD and GND for reliable

operation.

VSS

Negative power supply. This pin is the most negative power-supply potential. This pin can be

connected to ground in single-supply applications. Connect a decoupling capacitor ranging

from 0.1 µF to 10 µF between VSS and GND for reliable operation.

Thermal Pad

—

The thermal pad is not connected internally. It is recommended to tie the pad to GND or VSS

for best performance.

(1)

I = input, O = output, I/O = input and output, P = power.

(2)

Preview package.

www.ti.com

TMUX7436F

SCDS459 – OCTOBER 2022

Submit Document Feedback

Product Folder Links: TMUX7436F

TMUX7436F Datasheet(PDF) 3 Page - Texas Instruments

TMUX7436F Datasheet(HTML) 3 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47

Datasheet Download

Link URL