CS5821
Century Semiconductor Inc.
page 3 of 14
PIN DESCRIPTION
Name
Pin
Description
AIP,
AIM
I
LVDS data channel A input. These are differential LVDS inputs for A channel
corresponds to D[0-6]. AIP is the positive data input and AIM is the negative input.
BIP,
BIM
I
LVDS data channel B output. These are differential LVDS inputs for B channel
corresponds to D[7-13].
CIP,
CIM
I
LVDS data channel C output. These are differential LVDS outputs for C channel
corresponds to D[14-21].
CKIP,
CKIM
I
LVDS clock channel input. These are differential LVDS input for the frame sync clock.
The clock is sent to an on-chip PLL to generate 7X serial clock; An phase aligner is used
to align the deserializer clock.
D[0-6]
O
Parallel data output for LVDS channel A. D[0] is LSB and D[6] is MSB. MSB is shifted in
first.
D[7-13]
O
Parallel data output for LVDS channel B. D[7] is LSB and D[13] is MSB.
D[14-20]
O
Parallel data output for LVDS channel C. D[14] is LSB and D[20] is MSB.
CLKOUT
O
Parallel data clock output. This clock signal recovered clock for data output reference.
The falling edge should be used as the strobe for the next stage.
SHTDNN
I
Shutdown control (low active). When SHTDNN is low, the internal PLL is put into inhibit
mode and all data outputs are forced low. This also resets all internal registers. For
normal operation, SHTDNN should be set to high.
VDD
P
Positive supply. A 3.3V supply should be used.
VSS
P
Negative supply. Connect to 0V.
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
