Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

VNQ7003SY Datasheet(PDF) 53 Page - STMicroelectronics

Part # VNQ7003SY
Description  Quad-channel high-side driver with 16-bit SPI interface for automotive applications
PDF  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

VNQ7003SY Datasheet(HTML) 53 Page - STMicroelectronics

Back Button VNQ7003SY Datasheet HTML 49Page - STMicroelectronics VNQ7003SY Datasheet HTML 50Page - STMicroelectronics VNQ7003SY Datasheet HTML 51Page - STMicroelectronics VNQ7003SY Datasheet HTML 52Page - STMicroelectronics VNQ7003SY Datasheet HTML 53Page - STMicroelectronics VNQ7003SY Datasheet HTML 54Page - STMicroelectronics VNQ7003SY Datasheet HTML 55Page - STMicroelectronics VNQ7003SY Datasheet HTML 56Page - STMicroelectronics VNQ7003SY Datasheet HTML 57Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 102 page
background image
DS11059 Rev 8
53/102
VNQ7003SY
Diagnostic
94
5.11
Address 0x34h — Generic Status Register (GENSR)
5.12
Address 0x3Fh — Configuration Register (CONFIG)
Table 49. GENSR — Generic Status Register
Bit
Name
Access
Reset
Content
7
VCCUV
R
0
VCC undervoltage detection,
Active High: this bit is related to the VCC undervoltage detection and is
real time, means that it is set when VCC < VUSD and it is automatically
reset as soon as VCC > VUSD + VUSDHYST.
This bit sets the Global Error Flag of the GSB.
6RST
R/C
0
Active High: this bit is high in case of chip reset (hardware reset due to a
loss of VREG supply or software reset).
This bit is set until a Read and Clear Command is performed.
5
SPIE
R/C
0
Active High: this bit is set at end of Communication in case of wrong
number of clock cycles during a communication frame or invalid bus
condition or SDI stuck at High or Low conditions.
This bit is set until a Read and Clear is performed.
4
Reserved
—
0
3
Reserved
—
0
2
Reserved
—
0
1
Reserved
—
0
0
Reserved
—
0
Table 50. CONFIG — Configuration Register
Bit
Name
Access
Reset
Content
7
Reserved
—
0
Reserved
6
Reserved
—
0
Reserved
5
Reserved
—
0
Reserved
4
VDSMASK3
R/W
0
Masks the contribution of the VDS status bit in the channel feedback
status register and Global Status Byte
For channel 3
1: VDS bit is masked
0: VDS bit not masked
3
VDSMASK2
R/W
0
Masks the contribution of the VDS status bit in the channel feedback
status register and Global Status Byte
For channel 2
1: VDS bit is masked
0: VDS bit not masked
2
VDSMASK1
R/W
0
Masks the contribution of the VDS status bit in the channel feedback
status register and Global Status Byte
For channel 1
1: VDS bit is masked
0: VDS bit not masked



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com