Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DFP1000 Datasheet(PDF) 2 Page - Artesyn Technologies

Part # DFP1000
Description  Dual output 1000 Watt AC/DC PFC front-end for distributed power architectures
PDF  4 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ARTESYN [Artesyn Technologies]
Direct Link  
Logo ARTESYN - Artesyn Technologies

DFP1000 Datasheet(HTML) 2 Page - Artesyn Technologies

  DFP1000 Datasheet HTML 1Page - Artesyn Technologies DFP1000 Datasheet HTML 2Page - Artesyn Technologies DFP1000 Datasheet HTML 3Page - Artesyn Technologies DFP1000 Datasheet HTML 4Page - Artesyn Technologies  
Zoom Inzoom in Zoom Outzoom out
 2 / 4 page
background image
PIN CONNECTIONS
PIN NUMBER
SIGNAL
1
5V Bias
2
PFC Fail
3
5V Bias Return/Signal Return
4
Remote Inhibit H
5
Voltage Trim
6 to 12
-48V Return
13
Current Monitor +
14
Current Monitor -
15
Power Good L
16
Fan Fail Detect L
17
Power Fail Detect H
18 to 24
-48V
International Safety Standard Approvals
VDE0805/EN60950/IEC950 File No. 10401-3336-1090
UL1950 File No. E136005
CSA C22.2 No. 950 File No. LR50913/LR101320
Certificate No. PS/606473
Control and supervisory functions
Bias Supply H
(Pin 1)
Isolated 5V bias supply, maximum current 0.5A. Allows the system designer
to power system control circuitry.
PFC Fail L
(Pin 2)
A failure in the Power Factor Correction stage, i.e. loss of the 400V internal
bus, is indicated by this open collector signal, asserted low.
Bias Return L
(Pin 3)
Return path for the 5V bias supply. All signals are referenced to this return.
Remote Inhibit H
(Pin 4)
The output is inhibited when this signal is tied high. IIL max. = 10mA.
Voltage Trim
(Pin 5)
The output voltage can be adjusted up to -56V by connecting a 100k variable
resistor between pin 5 and pin 14.
Current Monitor
(Pins 13, 14)
Value: 0.1 x Iout. Tolerance: 10%. Range: 5 to 25A
Power Good L
(Pin 15)
An open collector signal, asserted low. Threshold asserted: 44.5 to 46V,
deasserted: 56.5 to 58V. See Figure 1.
Fan Fail Detect L
(Pin 16)
An open collector signal, asserted low, indicates fan failure. See Figure 1.
Power Fail Detect H (Pin 17)
An open collector signal, asserted high, indicating AC line failure. The output
voltage will stay within regulation 4ms after PFD is asserted.
Protection features
Overvoltage protection
The unit will shutdown and latch off if the output voltage exceeds the OVP
threshold. Input power recycling is necessary to restart the unit.
Overcurrent and short circuit protection
The unit is protected against an overload on its output in the range 25 to 30A,
with automatic recovery on overload removal. Under short circuit conditions,
the unit shuts down.
Over temperature protection
If the internal temperature of the unit exceeds a safe limit, the unit shuts down
and will need power recycling to re-start.
Input voltage sags
A user supplied jumper inhibits operation of the unit in the 110V range. This
limits the input current to a safe level when operating at 230V to prevent
circuit breakers tripping under brown out. This programmable jumper can be
accessible by removing the cover plate. Refer to view A on page 102.
Load sharing
The DPF1000-9617PE power supply provides load sharing capability for
implementing parallel operation. An internal OR-ing diode is used in each
output to provide N+1 redundancy. The power supplies will share the load
current within ±10% from full load down to1/3 of the rated current of each
power supply.
Method of current sharing of -48V output shall be via the "droop method", as
illustrated in Figure 2 below:
OUTPUT
OUTPUT CURRENT
RIPPLE
TOTAL
MODEL NUMBER
VOLTAGE
MIN
MAX
REGULATION
-48V
0A
21A
1000mV
±5.0%
DPF1000-9617PE
+5V
0A
0.5A
100mV
±5.0%
50.4V
(+5%)
Output Current
Output
Voltage
Total Output
Tolerance
Band
48V
46.9V
46.5V
45.6V
(-5%)
10A
21A
(1000W)
25A
(1200W)
+0.10V (48.1V)
-0.10V (47.9V)
Setting Tolerance
Droop and Regulation Characteristics
Figure 2:
1000 Watt
AC/DC PFC front-end for distributed power architectures
DISTRIBUTED POWER FRONT END AC/DC POWER SUPPLIES
|
1000W AC/DC
PAGE 2
http://www.artesyn.com
Figure 1:
AC Input
48V Output
PFD Signal
Power Good Signal
t1 varies with line and load
t2 > = 4ms
t1 + t2 > =20ms
t1
t2



Html Pages

1 2 3 4


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com