_________________________________________________________________________________________________________

Copyright © 2015

Microsemi

Page 9 of 20

Rev.2.0, 17-Jan-2017

CPG

– PoE BU

One Enterprise Aliso Viejo, CA 92656 USA

PD70101 / PD70201

Datasheet

Symbol

Parameter

Test Conditions / Comment

PD70101 & PD70201

Units

Min

Typ

Max

Unless otherwise specified, the following specifications apply over the operating ambient temperature of -40

°C ≤ TA ≤ 85°C except where otherwise

noted with the following test conditions: VPP= 48V; VEN = HIGH, fs = 250 kHz. Production tests performed at 25°C. Unless otherwise specified VPP is

with respect to VPN_IN, VCC is with respect to PGND.

PWSYNC_MIN

Synchronization Minimum Pulse

Width

100

ns

PWSYNC_MAX

Synchronization Maximum PWM

Duty

90

%

ISYNC

Synchronization Input Current

-1.3

+1.3

µA

Error Amplifier

GainDC_OPL

DC Open Loop Gain

1

RLOAD = 100k

70

100

dB

AVUGBW

Unity Gain Bandwidth

1

CLOAD = 10pF

2

5

MHz

ICOMP_OUT

Output Sourcing Current

0.2V

≤ VCOMP ≤ 1.3V

110

620

µA

ICOMP_IN

Output Sink Current

0.2V

≤ VCOMP ≤ 1.3V

145

495

µA

VEA_CMR

Input Common Mode Range

0

2

V

VFB

Feedback Voltage

COMP shorted to FB

1.171

1.200

1.229

V

IFB

FB Pin Input Current

-50

50

nA

VCOMP

Output Clamp Voltage

1.8

2.1

2.6

V

PWM Comparator

VRCLP

RCLP Voltage Range

0

1

V

Low Power Mode (Skip Pulse Mode)

Low Power Skip Mode

Threshold

1,4

VCOMP Rising (% of VRCLP)

95

%

VCOMP Falling (% of VRCLP)

90

%

Current Sense Amplifier and Current Limit

GainCSA

Gain

Measure at DC

4.75

5.0

5.25

V/V

VCSA_CMR

Input Common Mode Range

0

2.0

V

Output Rise/Fall time

1

10% to 90%

75

ns

tBLANK

Blanking Time

1

50

100

ns

VILIM_TH

Current Limit Threshold

1.1

1.2

1.3

V

VIMAX_TH

Current Max Threshold

1.7

1.8

1.9

v

Differential Amplifier

GainDA

Gain

Measured at DC

6.86

7.0

7.14

V/V

AVUGBW_DA

Unity Gain Bandwidth

1

5

MHz

VDA_CMR

Common Mode Range

0

3.5

V

Input Offset Voltage

-7

+7

mV

Input Bias Current

-1

+1

µA

Output Drivers

PG RdsONH

Primary Gate (PG) High On

Resistance

10

Ω

PG RdsONL

Primary Gate (PG) Low On

Resistance

5

Ω

SG RdsONH

Secondary Gate (SG) High On

Resistance

10

Ω

SG RdsONL

Secondary Gate (SG) Low On

Resistance

10

Ω