 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
LMK6C Datasheet(PDF) 12 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
LMK6C Datasheet(HTML) 12 Page - Texas Instruments |
|
|
12 / 56 page  over recommended operating conditions, typical temperature = 25°C, frequency output = 156.25 MHz, VDD = 3.3 V, LVCMOS output capacitor load = 2.2 pF (unless otherwise specified)(4) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT PN1k Phase noise at 1 kHz offset Fout = 156.25 MHz –95 dBc/Hz PN10k Phase noise at 10 kHz offset –128 dBc/Hz PN100k Phase noise at 100 kHz offset –146 dBc/Hz PN1M Phase noise at 1 MHz offset –156 dBc/Hz PN10M Phase noise at 10 MHz offset –156.5 dBc/Hz RJ RMS jitter (integration BW: 12 kHz to 20 MHz) Fout = 312.5 MHz 100 125 fs PN1k Phase noise at 1 kHz offset Fout = 312.5 MHz. –89 dBc/Hz PN10k Phase noise at 10 kHz offset –122 dBc/Hz PN100k Phase noise at 100 kHz offset –139 dBc/Hz PN1M Phase noise at 1 MHz offset –150 dBc/Hz PN10M Phase noise at 10 MHz offset –153.5 dBc/Hz RJ RMS jitter (integration BW: 12 kHz to 20 MHz) Fout = 100 MHz 140 170 fs Fout = 125 MHz 110 125 fs Fout = 155.52 MHz 105 140 fs Fout = 161.1328125 MHz 125 160 fs Fout = 200 MHz 125 150 fs Fout = 400 MHz 100 135 fs RPeriodJIT T,RMS RMS period jitter Fout ≥ 25 MHz 1.6 ps RJITT,PK- PK Peak-peak period jitter Fout ≥ 25 MHz 13 ps HCSL - Clock Output Jitter JPCIe1-cc PCIe Gen 1 common clock jitter (jitter limit = 86 ps) Fout = 100 MHz 0.146 6.4 ps JPCIe1- SRNS PCIe Gen 1 SRNS jitter 0.447 6.99 ps JPCIe2-cc PCIe Gen 2 common clock jitter (jitter limit = 3 ps) 0.103 0.554 ps JPCIe2- SRNS PCIe Gen 2 SRNS jitter 0.135 0.56 ps JPCIe3-cc PCIe Gen 3 common clock jitter (jitter limit = 1 ps) 0.029 0.164 ps JPCIe3- SRNS PCIe Gen 3 SRNS jitter 0.033 0.180 ps JPCIe4-cc PCIe Gen 4 common clock jitter (jitter limit = 500 fs) 0.029 0.164 ps JPCIe4- SRNS PCIe Gen 4 SRNS jitter 0.033 0.180 ps JPCIe5-cc PCIe Gen 5 common clock jitter (jitter limit = 150 fs) 0.007 0.070 ps JPCIe5- SRNS PCIe Gen 5 SRNS jitter 0.007 0.074 ps JPCIe6-cc PCIe Gen 6 common clock jitter (jitter limit = 100 fs) 0.007 0.042 ps JPCIe6- SRNS PCIe Gen 6 SRNS jitter 0.009 0.052 ps RJ RMS jitter (integration BW: 12 kHz to 20 MHz) Fout = 156.25 MHz 100 125 fs LMK6C, LMK6D, LMK6H, LMK6P SNAS826D – APRIL 2022 – REVISED FEBRUARY 2023 www.ti.com 12 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated Product Folder Links: LMK6C LMK6D LMK6H LMK6P |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
