Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

7LVC574APWDH Datasheet(PDF) 6 Page - NXP Semiconductors

Part # 7LVC574APWDH
Description  Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger 3-State
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

7LVC574APWDH Datasheet(HTML) 6 Page - NXP Semiconductors

Back Button 7LVC574APWDH Datasheet HTML 2Page - NXP Semiconductors 7LVC574APWDH Datasheet HTML 3Page - NXP Semiconductors 7LVC574APWDH Datasheet HTML 4Page - NXP Semiconductors 7LVC574APWDH Datasheet HTML 5Page - NXP Semiconductors 7LVC574APWDH Datasheet HTML 6Page - NXP Semiconductors 7LVC574APWDH Datasheet HTML 7Page - NXP Semiconductors 7LVC574APWDH Datasheet HTML 8Page - NXP Semiconductors 7LVC574APWDH Datasheet HTML 9Page - NXP Semiconductors 7LVC574APWDH Datasheet HTML 10Page - NXP Semiconductors  
Zoom Inzoom in Zoom Outzoom out
 6 / 10 page
background image
Philips Semiconductors
Product specification
74LVC574A
Octal D-type flip-flop with 5-volt tolerant
inputs/outputs; positive edge-trigger (3-State)
1998 Jul 29
6
AC CHARACTERISTICS
GND = 0V; tr = tf v 2.5ns; CL = 50pF; RL = 500Ω; Tamb = –40°C to +85°C.
LIMITS
SYMBOL
PARAMETER
WAVEFORM
VCC = 3.3V ±0.3V
VCC = 2.7V
VCC = 1.2V
UNIT
MIN
TYP1
MAX
MIN
MAX
TYP
tPHL
tPLH
Propagation delay
CP to Qn
1, 4
1.5
4.8
7.0
1.5
8.0
21
ns
tPZH
tPZL
3-State output enable time
OE to Qn
2, 4
1.5
4.0
7.5
1.5
8.5
17
ns
tPHZ
tPLZ
3-State output disable time
OE to Qn
2, 4
1.5
3.5
6.0
1.5
6.5
11
ns
tW
Clock pulse width HIGH or LOW
1
3.4
1.7
–
3.4
–
–
ns
tSU
Setup time
Dn to CP
3
2.0
0.3
–
2.0
–
–
ns
th
Hold time
Dn to CP
3
1.5
–0.2
–
1.5
–
–
ns
fmax
Maximum clock pulse frequency
1
100
–
80
–
–
MHz
NOTE:
1. Unless otherwise stated, all typical values are at VCC = 3.3V and Tamb = 25°C.
AC WAVEFORMS
VM = 1.5V at VCC w 2.7V; VM = 0.5 VCC at VCC t 2.7V.
VOL and VOH are the typical output voltage drop that occur with the
output load.
VX = VOL + 0.3V at VCC w 2.7V; VX = VOL + 0.1 VCC at VCC t 2.7V
VY = VOH –0.3V at VCC w 2.7V; VY = VOH – 0.1 VCC at VCC t 2.7V
tw
tPLH
CP INPUT
Qn OUTPUT
VM
VM
VM
VM
VM
VI
GND
VOH
VOL
SA00394
tPHL
1/fmax
Waveform 1. Clock (CP) to output (Qn) propagation delays, the
clock pulse width, output transition times and the maximum
clock pulse frequency.
VM
SW00107
VI
GND
VM
Dn
INPUT
VI
GND
VM
VOH
Qn
OUTPUT
VOL
CP
INPUT
tsu
th
tsu
th
NOTE: The shaded areas indicate when the input is permitted to change
for predictable output performance.
Waveform 2. Data setup and hold times for the Dn input to the
CP input.
tPLZ
tPZL
VI
nOE INPUT
GND
VCC
Qn OUTPUT
LOW-to-OFF
OFF-to-LOW
VOL
VOH
Qn OUTPUT
HIGH-to-OFF
OFF-to-HIGH
GND
outputs
enabled
outputs
enabled
outputs
disabled
tPHZ
VM
VM
VM
tPZH
VX
VY
SW00207
Waveform 3. 3-State enable and disable times.
TEST CIRCUIT
PULSE
GENERATOR
VI
RT
D.U.T.
VO
CL
50pF
S1
2 x VCC
Open
GND
500
Ω
500
Ω
VCC
VI
t 2.7V
VCC
2.7V – 3.6V
2.7V
Test
S1
GND
tPLZ/tPZL
2 x VCC
tPHZ/tPZH
tPLH/tPHL
Open
SY00003
VCC
Waveform 4. Load circuitry for switching times.



Html Pages

1 2 3 4 5 6 7 8 9 10


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com