Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CS82C85 Datasheet(PDF) 19 Page - Renesas Technology Corp

Part # CS82C85
Description  CMOS Static Clock Controller/Generator
PDF  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

CS82C85 Datasheet(HTML) 19 Page - Renesas Technology Corp

Back Button CS82C85 Datasheet HTML 13Page - Renesas Technology Corp CS82C85 Datasheet HTML 14Page - Renesas Technology Corp CS82C85 Datasheet HTML 15Page - Renesas Technology Corp CS82C85 Datasheet HTML 16Page - Renesas Technology Corp CS82C85 Datasheet HTML 17Page - Renesas Technology Corp CS82C85 Datasheet HTML 18Page - Renesas Technology Corp CS82C85 Datasheet HTML 19Page - Renesas Technology Corp CS82C85 Datasheet HTML 20Page - Renesas Technology Corp CS82C85 Datasheet HTML 21Page - Renesas Technology Corp  
Zoom Inzoom in Zoom Outzoom out
 19 / 21 page
background image
82C85
FN2976 Rev.0.00
Page 19 of 21
March 1997
A.C. Testing Input, Output Waveform
Test Load Circuits
PASSIVE LOAD
R = 360 at V = 2.25 for CLK and CLK50 outputs
R = 470 at V = 2.87 for all other outputs (Except X2)
NOTES:
1. CL = 100pF for CLK and CLK50 output
2. CL = 50pF minimum for all other outputs
3. CL = Includes probe and jig capacitance
DYNAMIC LOAD
IOL = 5mA, IOH = -5mA for CLK and CLK50 outputs
IOL = 5mA, IOH = -2.5mA for all other outputs (Except X2)
IOL = 2.5mA, IOH = -1.0mA for X2 output (DC Performance
characteristic only)
VTRIP = 1.4V
TCHCL, TCLCH LOAD CIRCUIT (USING X1, X2)
TCHCL, TCLCH LOAD CIRCUIT (USING EFI)
TRYLCL, TRYHCH LOAD CIRCUIT (USING X1, X2)
TRYLCL, TRYHCH LOAD CIRCUIT (USING EFI)
V
R
FROM OUTPUT
UNDER TEST
CL
SEE NOTE 3
V
R
FROM OUTPUT
UNDER TEST
CL
SEE NOTE 3
C1
C2
X1
X2
CSYNC
CLK
F/C
LOAD
(SEE NOTE 1)
LOAD
(SEE NOTE 1)
CLK50
EF1
CSYNC
CLK
F/C
VCC
PULSE
GENERATOR
LOAD
(SEE NOTE 1)
LOAD
(SEE NOTE 1)
CLK50
C1
C2
X1
X2
CLK
LOAD
(SEE NOTE 1)
LOAD
(SEE NOTE 2)
CSYNC
F/C
AEN2
PULSE
GENERATOR
TRIGGER
VCC
24MHZ
READY
OSC
AEN1
RDY2
EF1
CLK
LOAD
(SEE NOTE 1)
F/C
VCC
PULSE
GENERATOR
CSYNC
RDY2
AEN2
LOAD
(SEE NOTE 2)
AEN1
READY
TRIGGER
PULSE
GENERATOR
INPUT
VIH + 0.4V
VIL + 0.4V
1.5V
1.5V
VOH
VOL
OUTPUT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com