Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

82P33813 Datasheet(PDF) 23 Page - Renesas Technology Corp

Part # 82P33813
Description  Synchronization Management Unit for IEEE 1588 and synchronous Ethernet
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

82P33813 Datasheet(HTML) 23 Page - Renesas Technology Corp

Back Button 82P33813 Datasheet HTML 19Page - Renesas Technology Corp 82P33813 Datasheet HTML 20Page - Renesas Technology Corp 82P33813 Datasheet HTML 21Page - Renesas Technology Corp 82P33813 Datasheet HTML 22Page - Renesas Technology Corp 82P33813 Datasheet HTML 23Page - Renesas Technology Corp 82P33813 Datasheet HTML 24Page - Renesas Technology Corp 82P33813 Datasheet HTML 25Page - Renesas Technology Corp 82P33813 Datasheet HTML 26Page - Renesas Technology Corp 82P33813 Datasheet HTML 27Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 70 page
background image
23
©2017 Integrated Device Technology, Inc.
September 5, 2017
82P33813 Datasheet
3.3.2.3
Combo Mode
Figure 13 shows a high level diagram of the Combo mode using fre-
quency control and Figure 14 shows a high level diagram of the Combo
mode using phase control. The 82P33813 uses the disciplined DCO to
provide a stable time base for the IEEE 1588 clock recovery servo algo-
rithm.
In this mode, two PLL cores are used. DPLL1 (or DPLL2) will be
locked to the physical layer clock the second DCO will be controlled by
IEEE 1588 clock recovery servo algorithm. The IEEE 1588 timestamps
are used to calculate the phase offset between the IEEE 1588 master’s
1 PPS pulse and the IEEE 1588 slave’s 1 PPS pulse and then align the
two pulses by moving the slave’s 1 PPS pulse in phase. The slave must
be able to move the 1 PPS pulse by +/- 0.5 s, and the 82P33813 pro-
vides this capability.
The combo mode is very useful for implementations of T-BC per ITU-
T Recommendations. ITU-T Recommendation G.8271.1defines congru-
ent and non-congruent scenarios. Congruent scenario is defined when
both the physical layer frequency and phase/time follow the same syn-
chronization path, and non-congruent scenario is defined when both the
physical layer frequency and phase/time do not follow the same syn-
chronization path. As it is stated in G.8271.1, the non-congruent sce-
nario represents a worst-case for the combination of PTP and SDH/
SyncE.
The combo mode was designed to deal with the worst case scenario
when the physical layer clock and the IEEE 1588 clock are not traceable
to the same primary reference (e.g. the physical layer clock is traceable
to the Primary Reference Clock (PRC) and the IEEE 1588 clock is trace-
able to the Primary Reference Time Clock (PRTC)). In this scenario the
Telecom Slave clock will have to track 2 different frequencies: the physi-
cal layer frequency and the IEEE 1588 frequency. An alternative way of
combining SyncE and IEEE 1588 is to initially frequency lock to a SyncE
clock as the input reference, then the slave switches to the IEEE 1588
packet stream as the timing reference. This method will only work if the
SyncE clock and the IEEE 1588 timing are traceable to the same PRTC.
It is recommended to use the Combo mode as it will work in both cases:
when the physical layer clock and the IEEE 1588 clock are not traceable
to the same primary reference, and also when they are traceable to the
same primary reference.
The advantage of the combo mode is that the physical layer clock
and the IEEE 1588 timing can be traceable to two separate and inde-
pendent timing paths. There can be a significant frequency offset
between the two without causing any problems in the slave clock. Both
the physical layer clock and the IEEE 1588 clock can be recovered and
filtered independently for wander and jitter by the slave clock
This is done all inside the device, no need to route the clocks exter-
nally. It is also important to be able to control phase transients in the
SyncE clock. This can be done by either using an internal filter that will
filter the SyncE transients, or by suppressing the SyncE transients
based on SSM clock quality level.
Figure 13. Combo mode using frequency control
PD
LPF
DCO
SyncE
Clock
DPLL1
LPF
+
PD
LPF
+
DCO
Output
Clock
Frequency
Offset
Microport
Interface
Phase
Offset
Microport
DPLL1/2
System
Clock
Oscillator



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com