| Electronic Components Datasheet Search |
|
STM32U545NET6QTR Datasheet(PDF) 82 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32U545NET6QTR Datasheet(HTML) 82 Page - STMicroelectronics |
|
82 / 283 page ![]() Functional overview STM32U545xx 82/283 DS14216 Rev 1 • Support for Modbus communication – Timeout feature – CR/LF character recognition 3.42.2 Low-power universal asynchronous receiver transmitter (LPUART) The LPUART supports bidirectional asynchronous serial communication with minimum power consumption. It also supports half-duplex single-wire communication and modem operations (CTS/RTS). It allows multiprocessor communication. Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption. Higher-speed clock can be used to reach higher baudrates. The LPUART interface can be served by the DMA controller. The LPUART main features are: • Full-duplex asynchronous communications • NRZ standard format (mark/space) • Programmable baud rate • From 300 baud/s to 9600 baud/s using a 32.768 kHz clock source • Higher baud rates can be achieved by using a higher frequency clock source • Two internal FIFOs to transmit and receive data Each FIFO can be enabled/disabled by software and come with status flags for FIFO states. • Dual-clock domain with dedicated kernel clock for peripherals independent from PCLK • Programmable data word length (7 or 8 or 9 bits) • Programmable data order with MSB-first or LSB-first shifting • Configurable stop bits (1 or 2 stop bits) • Single-wire half-duplex communications • Continuous communications using DMA • Received/transmitted bytes are buffered in reserved SRAM using centralized DMA • Separate enable bits for transmitter and receiver • Separate signal polarity control for transmission and reception • Swappable Tx/Rx pin configuration • Hardware flow control for modem and RS-485 transceiver • Transfer detection flags: – Receive buffer full – Transmit buffer empty – Busy and end of transmission flags • Parity control: – Transmits parity bit – Checks parity of received data byte |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |