Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

VNF1048F Datasheet(PDF) 19 Page - STMicroelectronics

Part # VNF1048F
Description  High-side switch Controller with intelligent fuse protection for 12 V, 24 V and 48 V automotive applications
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

VNF1048F Datasheet(HTML) 19 Page - STMicroelectronics

Back Button VNF1048F Datasheet HTML 15Page - STMicroelectronics VNF1048F Datasheet HTML 16Page - STMicroelectronics VNF1048F Datasheet HTML 17Page - STMicroelectronics VNF1048F Datasheet HTML 18Page - STMicroelectronics VNF1048F Datasheet HTML 19Page - STMicroelectronics VNF1048F Datasheet HTML 20Page - STMicroelectronics VNF1048F Datasheet HTML 21Page - STMicroelectronics VNF1048F Datasheet HTML 22Page - STMicroelectronics VNF1048F Datasheet HTML 23Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 52 page
background image
VDS Detection Self Test result is the difference between converted value obtained during Self Test execution
and the value already stored in SR#4 (VDS field), corresponding to the normal measurement performed during
operation; such delta measure result is stored in SR#5 (S_T_VDS field) together with the Self Test status.
During Self Test execution it is also possible to emulate external FET VDS fault condition by playing with
programmable thresholds available through register CR#2 (VDS_THR field); fault emulation result is stored in
SR#5 (S_T_VDS_MAX1 bit field).
To be noted that diagnostic fault for normal operation (VDS_MAX, SR#1) is inhibited during execution, while all
the others are kept enabled.
The transition from Self Test state to Unlocked state is automatically guaranteed after the test is completed
(around 10 μs) or if the test is stopped through S_T_STOP = 1 (Self Test aborted).
The transition from the Self Test state to the Locked state can occur in case of watchdog timeout or HWLO = 1
(Self Test aborted).
Figure 7. VDS monitor self test flow sequence
VNF1048F
External FET VDS Detection Self Test
DS13084 - Rev 6
page 19/52



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com