| Electronic Components Datasheet Search |
|
AT25DF041B Datasheet(PDF) 10 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
AT25DF041B Datasheet(HTML) 10 Page - Renesas Technology Corp |
|
10 / 64 page ![]() DS-AT25DF041B-040 Rev. H Page 10 12/13/22 © 2022 Renesas Electronics AT25DF041B Datasheet 4. Memory Array To provide the greatest flexibility, the memory array of the AT25DF041B can be erased in three levels of granularity: sectors, blocks and pages. There is also a full chip erase. The size of the erase blocks is optimized for both code and data storage applications, allowing both code and data segments to reside in their own erase regions. The erase operations can be performed at the chip, sector, block, or page level. Program operations to the device can be done at the full page level or at the byte level (a variable number of bytes, from 1byte to 256 bytes per page). Figure 5 shows each erase level. Figure 5. Memory Architecture Diagram |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |