Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HC908GP20AD/D Datasheet(PDF) 2 Page - NXP Semiconductors

Part # HC908GP20AD/D
Description  Addendum to MC68HC908GP20 Advance Information
PDF  4 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC908GP20AD/D Datasheet(HTML) 2 Page - NXP Semiconductors

  HC908GP20AD/D Datasheet HTML 1Page - NXP Semiconductors HC908GP20AD/D Datasheet HTML 2Page - NXP Semiconductors HC908GP20AD/D Datasheet HTML 3Page - NXP Semiconductors HC908GP20AD/D Datasheet HTML 4Page - NXP Semiconductors  
Zoom Inzoom in Zoom Outzoom out
 2 / 4 page
background image
HC908GP20AD/D
Addendum to MC68HC908GP20 Advance Information
Page 363
Correct the TIM TOF description under 22.6 Interrupts
From:
•
TIM overflow flag (TOF) — The TOF bit is set when the TIM counter
value rolls over to $0000 after matching the value in the TIM counter
modulo registers. The TIM overflow interrupt enable bit, TOIE, enables
TIM overflow CPU interrupt requests. TOF and TOIE are in the TIM
status and control register.
To:
•
TIM timer overflow flag (TOF) — The timer counter value changes on the
falling edge of the internal bus clock. The timer overflow flag (TOF) bit is
set on the falling edge of the internal bus clock following the timer
rollover to $0000. The TIM overflow interrupt enable bit, TOIE, enables
TIM overflow interrupt requests. TOF and TOIE are in the TIM status and
control registers.
Page 372
Correct the CHxMAX description under 22.10.5 TIM Channel Status and
Control Registers
From:
CHxMAX — Channel x Maximum Duty Cycle Bit
When the TOVx bit is at logic 0, setting the CHxMAX bit forces the duty cycle
of buffered and unbuffered PWM signals to 100%. As Figure 22-13 shows,
the CHxMAX bit takes effect in the cycle after it is set or cleared. The output
stays at the 100% duty cycle level until the cycle after CHxMAX is cleared.
To:
CHxMAX — Channel x Maximum Duty Cycle Bit
When TOVx bit is at logic 1 and clear output on compare is selected, setting
the CHxMAX bit forces the duty cycle of buffered and unbuffered PWM
signals to 100 percent. As Figure 22-13 shows, the CHxMAX bit takes effect
in the cycle after it is set or cleared. The output stays at 100 percent duty
cycle level until the cycle after CHxMAX is cleared.
NOTE:
The PWM 0 percent duty cycle is defined as output low all of the time. To
generate the 0 percent duty cycle, select clear output on compare and then
clear the TOVx bit (CHxMAX = 0). The PWM 100 percent duty cycle is defined
as output high all of the time. To generate the 100 percent duty cycle, use the
CHxMAX bit in the TSCx register.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com