Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SN74LVC1G0832DBVT Datasheet(PDF) 2 Page - Texas Instruments

Click here to check the latest version.
Part # SN74LVC1G0832DBVT
Description  SINGLE 3-INPUT POSITIVE AND-OR GATE
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

SN74LVC1G0832DBVT Datasheet(HTML) 2 Page - Texas Instruments

  SN74LVC1G0832DBVT Datasheet HTML 1Page - Texas Instruments SN74LVC1G0832DBVT Datasheet HTML 2Page - Texas Instruments SN74LVC1G0832DBVT Datasheet HTML 3Page - Texas Instruments SN74LVC1G0832DBVT Datasheet HTML 4Page - Texas Instruments SN74LVC1G0832DBVT Datasheet HTML 5Page - Texas Instruments SN74LVC1G0832DBVT Datasheet HTML 6Page - Texas Instruments SN74LVC1G0832DBVT Datasheet HTML 7Page - Texas Instruments SN74LVC1G0832DBVT Datasheet HTML 8Page - Texas Instruments SN74LVC1G0832DBVT Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 13 page
background image
SN74LVC1G0832
SINGLE 3INPUT POSITIVE ANDOR GATE
SCES606 − SEPTEMBER 2004
2
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
description/ordering information (continued)
By tying one input to GND or VCC, the SN74LVC1G0832 offers two more functions. When C is tied to GND, this
device performs as a 2−input AND gate (Y = A
• B). When A is tied to VCC, the device works as a 2−input OR
gate (Y = B + C). This device also works as a 2−input OR gate when B is tied to VCC (Y = A + C).
NanoStar
 and NanoFree package technology is a major breakthrough in IC packaging concepts, using the
die as the package.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
FUNCTION TABLE
INPUTS
OUTPUT
A
B
C
OUTPUT
Y
X
X
H
H
H
HX
H
X
LL
L
L
X
L
L
X = Valid H or L
logic diagram (positive logic)
1
3
4
A
B
Y
6
C
FUNCTION SELECTION TABLE
LOGIC FUNCTION
FIGURE
2-Input AND Gate
1
2-Input OR Gate
2
Y = (A
• B) + C
3
logic configurations
1
2
3
6
5
4
A
Y
B
VCC
A
Y
B
Figure 1. 2−Input AND Gate



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com